Chiplet Fabric RTL Architect - Interconnect & NoC Lead
TylSemi, Inc.
TylSemi, Inc. is looking for a SoC Interconnect and Fabric RTL Designer based in San Jose, California. The ideal candidate will play a key role in defining on-chip fabric topologies and architecting register-access fabrics for high-performance systems. With a focus on fast-paced development and high-impact work, TylSemi is positioned at the forefront of the growing AI/HPC infrastructure market. Ideal applicants should possess strong expertise in digital IC design and various interconnect protocols. #J-18808-Ljbffr
Vacancy posted 21 hours ago
Similar jobs that could be interesting for youBased on the Chiplet Fabric RTL Architect - Interconnect & NoC Lead in San Jose, CA vacancy
$187k - $270.7k
...decades of industry‐leading FPGA expertise,... ...**Clocking Architect** to lead the... ...Collaborate with RTL, physical... .../M/R, DSU, CMN Interconnect): Own core, peripheral... ...for compute fabric, memory subsystem... ...interconnects (NoC, AXI streaming... ...with multi-die/chiplet clocking architectures...Night shiftFlexible hoursShift workAltera
San Jose, CA3 days ago$152k - $241.5k
Senior Performance Modeling Architect, CPU Fabric and LLC page is loaded## Senior... ...Modeling Architect to lead the architectural definition... ...generation CPU Cache Hierarchies and interconnects. This is an outstanding... ...of Network-on-Chip (NoC) topologies (Mesh, Ring, Torus...Night shift- ...and our industry-leading portfolio of... ...an AI/ML ASIC Architect you will help drive... ..., work with RTL/DV/Simulation/Emulation... ..., and FPGA fabric. Create... ...deployed in either Chiplet, monolithic or... ...PCIe/UCIe/CXL, NoC, DMA, Firmware... ...and AXI Interconnects PREFERRED:...Night shiftTemporary workRemote workFlexible hoursShift work
Sandisk
Milpitas, CA28 days ago $164.47k - $269.1k
...silicon. Our team architects next-generation networking... ...a Senior SoC Chiplet Architect to define and lead the architecture... ..., die-to-die (D2D) interconnect architecture, and system... ...architecture, RTL, DV, FW/SW, packaging... ...fundamentals in interconnects/fabrics, memory subsystem...SuggestedLocal areaImmediate startShift workIntel
Santa Clara, CA5 days ago- A leading technology company in California is seeking a staff level hardware... ...designing cutting-edge CPU and interconnect IP to drive RISC-V adoption. You will architect and implement advanced... ...Ideal candidates will have strong RTL design skills and a solid software...Suggested
$167k - $250.6k
Qualcomm is seeking a SoC Performance Architect in Santa Clara, California to create performance and power models for server-class SoCs. This... ..., power modeling, and collaborating with architects and RTL developers to enhance SoC features. The ideal candidate will have...Night shift$152k - $287.5k
A leading semiconductor company is looking for a Senior Cache Coherency Architect in Santa Clara, CA. This role involves defining interconnect architecture and cache-coherency protocols and collaborating with architects to meet project requirements. Candidates should have...Night shift$224k - $356.5k
...We are now looking for a Senior I/O Architect for our NVLink chip to chip team!NVIDIA is... ...passionate about defining advanced chip interconnects and protocols. You'll be part of a team... ...skilled at I/O ArchitectureExperience leading projects from concept through product lifecycle...Broughton Group
Santa Clara, CA3 days ago$167k - $250.6k
...Summary: As a SoC Performance Architect, you will create performance and power models for the fabric NoC / DRAM controller / IO blocks... ..., correlate models against RTL behavior, prototype ideas and... ...especially in the areas of interconnects, traffic QoS, distributed...Night shiftWork experience placementWork from homeQualcomm
Santa Clara, CA3 days ago$167k - $250.6k
...Summary: As a SoC Performance Architect, you will create performance and power models for the fabric NoC / DRAM controller / IO blocks... ..., correlate models against RTL behavior, prototype ideas and... ...fundamentals especially in the areas of interconnects, traffic QoS, distributed...Night shiftWork experience placementWork from homeQualcomm
Santa Clara, CA3 days ago$220k - $250k
A semiconductor startup in Sunnyvale is seeking an RTL Design Tech Lead to oversee micro-architecture and RTL development for complex ASIC/SoC programs. This role requires deep design expertise and technical leadership to guide teams through the architecture and tapeout...$250k - $304k
...This pivotal role requires deep expertise in system-level architecture and high-speed I/O integration. The successful candidate will lead architectural decisions, collaborate with cross-functional teams, and influence long-term SoC technologies. The role offers a...Ayar Labs
San Jose, CA3 days ago- ...d-Matrix inc. is seeking a Principal Hardware Design Engineer at their Santa Clara, CA headquarters. In this role, you will lead the design of innovative platforms for AI compute, focusing on silicon-integrated accelerators. Requirements include a BS/MS in Electrical...Remote work
d-Matrix inc.
Santa Clara, CA4 days ago $180k - $240k
...An AI optical technology company located in San Jose is looking for a Principal Engineer, Platform Systems Architect. The successful candidate will design AI rack platforms and collaborate with various internal teams. Required qualifications include a Master's degree in...Ayar Labs
San Jose, CA3 days ago$171k - $272k
MediaTek is seeking a technical leader with expertise in Packaging Architecture, specifically in 2.5D/3D/3.5D technologies. This role requires collaboration across various teams to develop innovative packaging solutions for automotive, datacenter/HPC, and computing applications...MediaTek
San Jose, CA13 hours ago- ...Job Summary T he AI Interconnect Architect designs and engineers high-speed networking and communication systems for AI inference infrastructure... ...architectures for chip-to-chip interconnects and switched fabrics tailored for AI/ML scale-out. # Performance Optimization:...
Compunnel
Milpitas, CA1 day ago - ...an experienced Senior Cache Coherency Architect to join our ambitious team at NVIDIA. This... ..., low‑latency, high‑bandwidth coherent interconnect systems. These systems power... ...verification, and integration into the NoC fabric to ensure cache‑coherency compliance. Collaborate...Night shift
$175k - $350k
...As the HSIO Architect, you will own the... ...Engineering, digital leads, and analog teams.... ...24G/448G scale-up fabric/CPO-optics to electrical... ..., and IVR chiplet coordination Customer... ...• Contribute to RTL reuse strategy - enabling... ...delivery, and interconnect building blocks -...Remote workShift workTylSemi
San Jose, CA1 day ago- ...manufacturing capabilities and our industry-leading portfolio of products that are... ...forward. Job Description An AI Interconnect Architect defines and engineers high-speed networking... ...-to-chip interconnects and switched fabrics tailored for AI/ML scale-out....Temporary workRemote workFlexible hoursShift work
Sandisk
Milpitas, CA25 days ago $133.4k - $259.4k
...GlobalFoundries: GlobalFoundries is a leading full-service semiconductor foundry... ...combination of design, development, and fabrication services to some of the world’s most inspired... ...Mergers & Acquisitions (M&A) Lead Integration Architect to join our dynamic team. The M&A IT...Local areaGLOBALFOUNDRIES
Santa Clara, CA2 days ago$158.76k - $194.04k
SiFive, Inc. seeks a Power‑Management/Reset/Clock Micro‑Architect and RTL Design Engineer in Santa Clara to design leading CPU and interconnect IP. You will collaborate with various teams to define specifications and optimize power-management features, ensuring high-quality...- ...Job Summary T he Performance Architect develops advanced AI storage solutions through innovative system architectures... ...of AI/ML accelerator ASICs, including PCIe/UCIe/CXL, NoC, DMA, firmware interactions, NAND, fabrics, and xPU. # Perform performance modeling and...Night shift
Compunnel
Milpitas, CA1 day ago $180k - $220k
...role We are looking for an experienced and highly motivated Lead Vector Compute Architect to lead the architecture definition and technical direction... ..., and microarchitecture requirements. Collaborate with RTL, verification, physical design, firmware, software, and system...Local area$150k - $250k
...role ~ We are seeking a Senior System On Chip (SoC) architect to join our team and contribute to the development and... ...and SoC components Experience with SoC Network on Chip (Noc) and coherent fabric design Experience with embedded SoC products such as automotive...Night shiftLocal areaFlexible hoursLyte
Sunnyvale, CA4 days ago$150k - $250k
...Celero Communications, Inc. is seeking a Senior-Principal SerDes Design Engineer to lead the design of high-speed interconnect technology for next-generation transceivers. The role involves defining architecture and specifications, leading lab validation, and ensuring...Celero Communications, Inc.
San Jose, CA21 hours ago$158.76k - $194.04k
...about designing industry‑leading CPU and interconnect IP to help drive the... ...performance. Responsibilities Architect, design and implement an... .../uncore logic as RTL generators in Chisel. Implement... .... Experience with NoC or other interconnect fabrics. Familiarity with industry...Night shift$200k
...a team of exceptional architects and engineers to rethink... ...looking for a Senior RTL Engineer to help build... ..., memory subsystems, interconnect fabrics, control processors, DMA... .... Participate in and lead design reviews,... ...reporting. Experience with NoC fabrics, virtual channels...Night shiftFlexible hoursVelaura
Santa Clara, CA3 days ago- ...is looking for a Senior SoC Architect to join the team in defining... ...Memory controllers, and FPGA fabric. Create flexible and modular... ...can be deployed in either chiplet, monolithic or 3D form factors... ...of ARM Processors and AXI Interconnects desired. Knowledge of FPGA and...Flexible hours
Advanced Micro Devices , Inc.
San Jose, CA3 days ago $170.5k - $315.49k
...a strong architecture lead to define and drive architecture... ...with system architects and cross‑functional teams... ...with system architects, RTL/design, verification,... ...Coherent and Non‑Coherent Fabric Protocol Adaptors for... ...architecture for high‑bandwidth interconnect and/or subsystem design...Local areaShift workIntel
Santa Clara, CA13 hours ago- ...NVIDIA Gruppe is seeking an experienced individual to develop and optimize semi‑custom RTL‑to‑GDS methodologies in Santa Clara, California. This role requires 8+ years of experience in physical design and strong leadership skills in a collaborative environment. Compensation...
NVIDIA Gruppe
Santa Clara, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Chiplet Fabric RTL Architect - Interconnect & NoC Lead. Be the first to apply!
