Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC DV Engineer | Verilog/UVM for Satellites

$120k - $220k

E-Space

E-Space is looking for a Digital Design Verification Engineer in Saratoga, CA, to verify custom ASICs used in satellite and wireless telephony. The position requires proficiency in Verilog, SystemVerilog, and UVM, along with at least 4 years of relevant design verification experience in the semiconductor industry. E-Space offers a competitive salary with a target base pay between $120,000 and $220,000 annually, and benefits including health care options and paid time off. #J-18808-Ljbffr E-Space

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC DV Engineer | Verilog/UVM for Satellites in Saratoga, CA vacancy
  • $120k - $220k

     ...looking for a Digital Design Verification Engineer based in Saratoga, California. The role requires proficiency in Verilog and SystemVerilog, along with 4+ years of...  ...industry. You will be responsible for verifying ASICs in satellite and wireless telephony. The position... 
    Senior

    Espace

    Saratoga, CA
    1 day ago
  • $120k - $220k

    Espace is seeking a Digital Design Verification Engineer to verify custom ASICs for low Earth orbit satellites in Saratoga, California. The ideal candidate will...  ...satellite or wireless environments, and proficiency in Verilog and SystemVerilog. This full-time, exempt role... 
    Senior
    Full time

    Espace

    Saratoga, CA
    1 day ago
  •  ...seeking a Digital Design Verification Engineer with over 10 years of experience...  ...include verifying ASICs for satellite and wireless telephony, building UVM verification environments, and debugging...  ...The role requires expertise in Verilog, SystemVerilog, and proficiency... 
    Senior

    Espace

    Saratoga, CA
    1 day ago
  • $120k - $220k

    Position Digital Design Verification Engineer - Satellite & Wireless Telephony Responsibilities Verify custom ASICs for satellite and wireless...  .... Qualifications Proficiency in Verilog and SystemVerilog Working knowledge of UVM architecture and methodology Experience... 
    Senior
    Full time

    Espace

    Saratoga, CA
    1 day ago
  • $120k - $220k

    Join E‑Space as a Digital Design Verification Engineer to verify custom ASICs for satellite and wireless telephony. You will use Verilog, SystemVerilog, and UVM to develop and maintain verification environments. Qualifications HDL & Verification Methodology. Proficiency... 
    Senior
    Full time
    Work at office
    Visa sponsorship

    E-Space

    Saratoga, CA
    1 day ago
  • $153.2k - $229.8k

    A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree... 
    Senior

    Qualcomm

    Santa Clara, CA
    17 hours ago
  • $120k - $220k

     ...delivery associated with traditional satellite and terrestrial IoT systems. We’...  ...seeking Digital Design Verification Engineers to verify our custom ASICs for satellite and wireless telephony. Knowing Verilog, SystemVerilog, and UVM is a must, VHDL is valuable. We prioritize... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies...  ...of agentic AI frameworks for DV workflows such as stimulus generation...  ...in Object Oriented Programming, Verilog, System Verilog, UVM, SVA and functional coverage... 
    Senior
    Work experience placement
    Remote work

    Nvidia Corporation

    Santa Clara, CA
    1 day ago
  • $150k - $165k

     ...Semi, Inc. in Sunnyvale, CA is seeking a Sr Design Verification Engineer to verify complex digital systems, including ARM-based CPUs and...  ...of the full verification lifecycle, utilizing SystemVerilog and UVM to ensure design quality and integrity. The anticipated annual base... 
    Senior

    Encore Semi, Inc.

    Sunnyvale, CA
    1 day ago
  • SpaceX is looking for a Sr. ASIC Design Verification Engineer to be part of the team developing cutting-edge ASICs for space and ground applications. You will be responsible for digital ASIC verification, testing, and validation to ensure the highest quality designs. The... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  •  ...EXPERIENCE: Experience with C/C++ Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience /...  ...plus Collaborate with architects, hardware engineers, and firmware engineers to understand the... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For...  ...TB's from scratch using SV and UVM methodology is desired. C++ programming...  ...scripting ability and an expertise in System Verilog. Exposure to design and verification... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking outstanding Senior Design Verification Engineers with a specialty in tools...  ...and supercomputers. The DV infrastructure and methodology...  ...to computer architecture, ASIC design, and verification...  ...verification methodology (UVM or similar) Exposure to design... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $120k - $220k

     ...for a Digital Design Verification Engineer to join their team in Saratoga, California...  ...candidate will verify custom ASICs for satellite and wireless telephony, leveraging...  ...industry. Expertise in Verilog, SystemVerilog, and UVM is essential. This full-time position... 
    Full time

    E-Space

    Saratoga, CA
    1 day ago
  •  ...company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities include... 
    Senior
    Contract work

    Infobahn Softworld Inc

    Santa Clara, CA
    4 days ago
  • NVIDIA is seeking a Senior ASIC Verification Engineer to join the Coherent High Speed Interconnect team. In this critical role, you will verify the...  ...disciplines. Your 3+ years of experience and skills in C++, System Verilog, and debugging will be key as you implement verification... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...Devices, Inc. in Santa Clara, CA, is seeking a Design Verification Engineer to drive verification closure on complex ASIC designs. The ideal candidate will have robust knowledge of SystemVerilog and UVM, and experience in debugging intricate architecture issues. This role... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    1 day ago
  • $70 - $85 per hour

     ...technology company in California is seeking a Design Verification Engineer to develop and maintain verification environments for CPU...  ...functional issues. Candidates should have strong SystemVerilog and UVM skills and experience in processor verification. The pay range is... 
    Senior
    Hourly pay

    ACL Digital

    Los Gatos, CA
    1 day ago
  • $136k - $218.5k

     ...technologies that redefine the future of computing. As a Senior ASIC Power Engineer in our Santa Clara, CA office, you will play a meaningful...  ...circuits. Strong fundamentals in digital build flow and Verilog (especially low‑power RTL development). Familiarity with... 
    Senior
    Work experience placement
    Work at office

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the...  ...years of relevant experience in ASIC DV. Outstanding analytical and...  ...C++, Object‑Oriented Programming, UVM, System Verilog. Familiarity with verification challenges... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...Openings (Mid/Sr/Princ) Verification Design Engineer (UVM) About the job (Mid/Sr/Princ)...  ...ensure proper functionality Collaborate with ASIC and software design teams to develop testplans...  ...Extensive experience with System Verilog, Python, and some experience with C/C++... 
    Senior

    Thrive Recruitment Agency

    Sunnyvale, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification...  ...Verification (SFV), Unified Verification Methodology (UVM), SystemVerilog checkers and scoreboards. Perl or Python knowledge... 
    Senior
    Shift work

    NVIDIA

    Santa Clara, CA
    1 day ago
  • Advanced Micro Devices, Inc. is looking for a Senior Modeling Engineer to enhance next-generation ASIC and system architecture development in Santa Clara, CA. The ideal candidate will possess deep expertise in C/C++, SystemC modeling, and ARM Fast Models, alongside strong... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    1 day ago
  • $145k - $205k

     ...in Sunnyvale, California is looking for a SR. RFIC Layout Designer to join their innovative team working on deploying the Starlink satellite system. The ideal candidate will have strong analog layout skills, a bachelor's degree in a related field, and extensive... 
    Senior

    SpaceX

    Sunnyvale, CA
    1 day ago
  •  ...environment. About the role: As a senior member of Tensordyne’s ASIC team, you will lead all...  ...closely with design engineers to stay abreast of the specification...  ...SystemVerilog and UVM, handling bug tracking and...  ...Expert in System Verilog, UVM, Constraint Randomization... 
    Senior
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    1 day ago
  • $120k - $220k

     ...connections Collaborate with physical design engineers to optimize power grid density, via...  ...and power integrity for complex ASICs or SoCs Hands‑on proficiency with industry...  ...voltage domains, retention) Background in satellite communication, 5G, or high‑reliability IoT... 
    Senior
    Full time
    Work at office

    Espace

    Saratoga, CA
    1 day ago
  • $120k - $220k

    Senior Design‑for‑Test Engineer Responsible for defining and implementing comprehensive Design‑for‑Test (DFT...  ...SoC designs for 5G, IoT, and LEO satellite communications applications. You will...  ...Design‑for‑Test (DFT) for complex digital ASICs or SoCs Hands‑on experience with... 
    Senior
    Full time
    Work at office
    Visa sponsorship

    E-Space

    Saratoga, CA
    1 day ago
  •  ...Job Description Job Description POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering...  ...protocols such as AHB, AXI, PCI Express etc. ○ Strong in HVL (UVM / SystemVerilog / OVM), C/C++, Perl, TCL programming/... 
    Senior
    Remote work

    Quest Global

    San Jose, CA
    more than 2 months ago
  • $100k - $166.75k

     ...for a Low Power Design/Verification ASIC Engineer - New College Grad 2026. What you...  ...that help improve power-aware DV methodologies and influence EDA vendors...  ...with Verdi. Fluency in Verilog, SystemVerilog, and understanding of UVM. Ways to stand out from the crowd... 

    NVIDIA

    Santa Clara, CA
    1 day ago
  • A game-changing startup in California is seeking a Senior Design Verification Engineer to join its global team. In this role, you'll provide critical...  ...technical support and enable customers to integrate advanced DV solutions. Ideal candidates will have a Bachelor's or... 
    Senior

    proteanTecs

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC DV Engineer | Verilog/UVM for Satellites. Be the first to apply!