Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Engineer, SOC Integration

$219k - $351k

Samsung Semiconductor

Please Note:To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World’s Technology TogetherOur technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.What You’ll DoThe DRAM Development Lab (DDL) is part of Samsung’s Memory Business Unit, the industry's technology and volume leader in DRAM, HBM and NAND Flash. DDL’s vision is to solve key problems of Cloud & Data center by developing the new technology for memory and storage. The SOC team within DDL focuses on the development of silicon solutions. We are an integral part of Samsung’s strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps.Come join the team as a Principal Engineer, SOC Integration that is creating new computing system architectures needed to support emerging machine learning applications, data analytics and edge computing. You’ll focus on enhancement of memory and storage capability by developing prototype and production controllers.Location: Daily onsite presence at our San Jose office/headquarters in alignment with our Flexible Work policyJob ID: 42979Own the integration of SoCs with multiple high speed interfacesReviews 3rd party IPs including ARM cores, DDR controller, and UCIe PHY andResponsible for integrating the third part IPs with system bus, peripherals and CPU cores.Work closely with architects and verification engineers to ensure sound design at SoC level.Work with physical designers on timing constraints, synthesis, DFT insertion, and static timing analysisWhat You BringBS in Computer/Electrical Engineering or Computer Science with 20+ years of experience or a MS with 18+ years of experience.Hands on knowledge & experience in ASIC design flow from design to tape out.Experience in the commercial IPs such as UCIe, CPU, Ethernet, and DDR interfaces.Good understanding of PPA (performance, power, and area) trade-offs.Experience in SoC level synthesis, timing analysis, lint check, CDC checks.Good knowledge and experience in AMBA bus fabric, ARM CPU cores and ARM Co-sight debug features.Self-motivated problem-solver with an ability to work well in a team.You’re inclusive, adapting your style to the situation and diverse global norms of our people.An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.Innovative and creative, you proactively explore new ideas and adapt quickly to change.#LI-SF1What We OfferThe pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.Enjoy Time Away You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.Base Pay Range$219,000—$351,000 USDEqual Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.Our Commitment to Innovation and FairnessAt Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.Recruiting Agency PolicyWe do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.Trade Secret NoticeBy submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.Applicant Privacy Policy

Vacancy posted 21 hours ago
Similar jobs that could be interesting for youBased on the Principal Engineer, SOC Integration in San Jose, CA vacancy
  •  ...blend powerful, energy-efficient processors, advanced neural engines and graphics processors, and adaptive embedded compute with...  ...intelligent edge computing.THE PERSONAs a member of the SoC Physical Integration team, you'll interface with various engineering groups, including... 
    Suggested

    AMD

    San Jose, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation...  ...: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog...  ..., interconnect) and full-chip integrations, drive closure of functional coverage... 
    Suggested

    CyberCoders

    Santa Clara, CA
    4 days ago
  •  ...we can help shape the endless possibilities of AI. About the RoleAs the Senior Staff SI/PI Engineer, you will be the technical authority responsible for the electrical integrity of d-Matrix’s high-performance AI compute platforms. In an environment where we are pushing... 
    Suggested

    d-Matrix

    Santa Clara, CA
    4 days ago
  • $200k - $351k

     ...Americas Country: USA State/Province: California City: San Jose SummaryCelestica Engineering is seeking a highly motivated and self-driven candidate qualified for the position of Signal Integrity Engineer to help design and build market leading Hardware Platform Solutions.... 
    Suggested
    Local area
    Flexible hours

    Celestica

    San Jose, CA
    5 days ago
  •  ...center, mobile, RF, networking, industrial, business equipment, and automotive. RESPONSIBILITIES: ThePrincipal Signal Integrity Engineer will serve as a technical leader within the high speed copper based I/O cable assembly design team. This role will make a strategic... 
    Suggested
    Work at office
    Local area

    Amphenol TCS

    Santa Clara, CA
    4 days ago
  • $199.8k - $266.4k

     ...Job Description Job Description Job Title: Senior Principal Engineer, Hardware Application Engineering — Signal Integrity & Power Integrity Location: Santa Clara, CA, US (Onsite – 5 days/week) Department: Engineering / Architecture | Customer Solutions Group... 
    Full time
    Relocation
    Visa sponsorship

    Fox Point Recruitment LLc

    Santa Clara, CA
    11 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs...  ...SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed SoC DesignPosition OverviewAs a Sr. Staff or Principal RTL... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $220.92k - $311.89k

     ...and ImpactWe are seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-edge...  ...hooks, assertions, and coverage metrics.- Oversee the integration of multiple IPs such as PCIe Gen6/7, DDR5/6, and Ethernet... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    5 days ago
  • $120k - $275k

     ...platform for AGI. We are developing vertically integrated full-stack solutions from silicon to...  ...silicon micro-architects and design engineers to join our team as we create best-in-class...  ...into a comprehensive full-chip SOC RTL design.Partner with SubSystem owners... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  •  ...portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning...  ...silicon production. Drive SoC planning, integration strategy, execution schedules, risk...  ...firmware, validation, packaging, and product engineering. Define chip-level architecture,... 
    Worldwide
    Night shift

    Renesas Electronics

    San Jose, CA
    4 days ago
  • $200k

    Role Overview We are looking for a Principal Packaging Engineer to own package architecture and development for Velaura’s next-generation SoCs. This role will lead packaging from concept...  ..., package-level signal and power integrity, substrate and assembly technologies,... 
    Full time
    Flexible hours

    Velaura

    Santa Clara, CA
    2 days ago
  • $158.6k - $237.6k

     ...level simulationsCoach and mentor junior engineers of the team when necessary to achieve successful...  ...years of experience.Strong background in SOC verification and test bench development...  ...Helpdesk at ****@*****.*** Integrity To support fair and authentic hiring... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  • $169.3k - $250.53k

     ...Unit within Marvell develops cutting-edge SOCs and processors in advanced process nodes...  ...degree in Computer Science, Electrical Engineering or related fields and 10-15 years of...  ...Helpdesk at ****@*****.*** Integrity To support fair and authentic hiring practices... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $70.3k - $163k

     ...to delivery.Drive Power, Performance, and Area trade-offs and optimizations to meet aggressive product targets.Collaborate with SoC integration teams to ensure seamless connectivity and address top-level timing/congestion issues.Lead Lint, CDC, RDC, and formal... 
    Full time

    Microchip Technology

    San Jose, CA
    4 days ago
  • $148.7k - $297.3k

     ...seeking a talented and versatile IC designer to be a part of our Integrated Circuit Development organization. Our team designs ultra-low...  ...outside the design of the IC’s themselvesIn this role, the engineer will work closely with other members of the Analog and Digital... 

    Abbott

    Sunnyvale, CA
    5 days ago
  • $214.06k - $341.94k

     ...teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective...  ...(ACAS) is looking for a highly skilled engineer that has strong background and hands-on...  ...advanced wireless techniques for highly integrated RFICsWhat You BringBachelor’s with 20+... 
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $198k - $336k

     ...leverage modern AI‑assisted tools to improve engineering efficiency and quality.Responsibilities:...  ..., and debug complex RTL logic and integrate IP into larger subsystemsSupport front-end...  ..., and ECO activitiesCollaborate with SOC design, verification, STA, and physical... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    5 days ago
  • $160.1k - $236.99k

     ...degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related...  ...of IP or technology used in modern SoC designsExpected Base Pay Range (USD)160,...  ...Helpdesk at ****@*****.*** Integrity To support fair and authentic hiring practices... 
    Permanent employment
    Full time
    Internship
    Work from home
    Flexible hours

    Marvell

    Santa Clara, CA
    4 days ago
  • $203.8k - $315.9k

    DescriptionJob Title: Principal Engineer, Hardware Design Job Location: San Jose, CA (This position...  ...and microarchitecture to RTL, integration, and bring-up.Develop high-quality, synthesizable...  ...integrating blocks into larger SoCs.Experience implementing or integrating... 
    Full time
    Work at office

    SiMa Technologies

    San Jose, CA
    5 days ago
  • $168k - $336k

     ...than ever.Job DescriptionPosition Title: ASIC Design Verification SoC Lead (Technical lead role)Position Description: This is a...  ...QualificationsMinimum Qualifications:Bachelor’s degree in Electrical Engineering, Computer Science, or equivalent experience10+ years of hands‑... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $200k - $260k

     ...teams to refine tuning methodologies. Run and review power integrity simulations covering PDN impedance, IR drop, decoupling effectiveness...  ...into structured feedback for silicon, packaging, and platform engineering teams — closing the loop for continuous product improvement.... 

    Phizenix

    Santa Clara, CA
    5 days ago
  • $185.39k - $277.7k

     .... Your Team, Your ImpactWe are seeking a Director of Hardware Engineering to lead the design, analysis, and validation of high-speed board...  ...combines deep expertise in high-speed PCB design, signal integrity (SI), and power integrity (PI) with strong leadership experience... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  • $164k - $215k

    ResponsibilitiesMaxLinear is seeking a Principal Systems Engineering Architect to join our Analog Mixed...  ...AMS team develops a broad portfolio of integrated solutions spanning high speed and...  ...Ethernet, and Broadband Gateway Processor SoC technology to our connected home... 
    Work experience placement
    Live in

    MaxLinear

    San Jose, CA
    5 days ago
  • $182.36k - $273.2k

     ...advanced process nodes. We are a global, multi-site engineering organization spanning Santa Clara, Ottawa, Pavia,...  ...disciplinary design challenges spanning analog/digital integration, high-speed SerDes, DSP datapath, and SoC architecture· Proactively identify technical risks... 
    Permanent employment
    Full time
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $150k - $220k

     ...important   The Staff Satellite Electrical Engineer for Digital Circuits will participate in...  ...and simulations including signal integrity, timing, SWaP, tolerance, and reliability...  ...Design proficiency with processors, FPGAs, SoCs, memory, high speed data interfaces, switch... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Flexible hours
    Night shift

    E-Space

    Saratoga, CA
    27 days ago
  • $165.2k - $223.6k

     ...clusters. Our team builds C++ models of these custom SoCs that RTL designers, verification engineers, and software teams depend on throughout the silicon...  ...and infrastructure: how models are structured, integrated, tested, and released to DV and architecture teams-... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $133.9k - $248.7k

     ...silicon IP provider, is seeking to hire an exceptional Sr. Principal Engineer with signal integrity and package design experience to join our Memory...  ...interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future... 
    Full time

    PLDA

    San Jose, CA
    5 days ago
  •  ...teams to ensure successful integration and post-deployment support....  ...teams in Digital and beyond. Engineering for device systems spans deep...  ...prototypes to products.The Principal Firmware Engineer provides thought...  ..., microprocessors, and SoCs.• System Integration:... 
    Full time
    Temporary work
    Local area
    Immediate start
    Remote work

    Brambles

    Santa Clara, CA
    21 hours ago
  • $154.68k - $231.7k

     ...development of advanced and highly complex SoCs, from architecture and design all the...  ...hardening Working with Senior and Junior engineers to deliver reference floorplan, fully...  ...Helpdesk at ****@*****.*** Integrity To support fair and authentic hiring practices... 
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    2 days ago
  • $188k - $325k

     ...RTL design performance goalsPartner with a multi-functional engineering team to implement and validate physical design aspects of...  ...scripting language such as Perl or PythonUnderstanding of CPU integration at SoC levelUnderstanding of Safety and Security... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Engineer, SOC Integration. Be the first to apply!