ASIC DFT Engineer - Test & Post-Silicon Validation
Cisco Systems
Cisco's Silicon One team is seeking an ASIC Engineer focused on Design-for-Test. You will collaborate with Front-end RTL and backend physical design to drive DFT requirements early in the design cycle as we craft next-generation networking chips. The role emphasizes post-silicon validation, ATE patterns, and verifying testability across the Implementation flow, with opportunities to influence DFT strategies and quality processes.
#J-18808-LjbffrVacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the ASIC DFT Engineer - Test & Post-Silicon Validation in San Jose, CA vacancy
- ...NVIDIA is seeking a highly motivated DFT Engineer to join its Design-for-Test team in California. You will work on end-to-end DFT for the world... ...tackle multi-million gate designs, and contribute to post-silicon validation. The role emphasizes strong analytical skills and...Suggested
NVIDIA Corporation
Santa Clara, CA1 day ago $168k - $264.5k
...on the world.Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA, where we are... ...emerging challenges. As a Senior DFT - Silicon Validation Engineer, you will work on ground breaking... ...and methodologies to accelerate the post silicon bring up & characterization....SuggestedFull timeShift workNvidia
Santa Clara, CA4 days ago$155k - $222.6k
...2026Meet the team:The Silicon One team creates innovative... ...organization as an ASIC Engineer, with a primary focus on Design-for-Test. You will work with... ...architecture and drive DFT requirements early in... ...Implementation flow and post silicon validation phases with additional...SuggestedFull timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA3 days ago$125.7k - $203.1k
Please note this posting is to advertise potential... ....Meet the TeamThe Silicon One team creates innovative... ...organization as an ASIC Design for Test Engineer with a primary focus... ...and drive DFT requirements early in... ...the integration and validation of the Test logic in...SuggestedFull timeTemporary workWork experience placementInternshipLocal areaFlexible hoursCISCO Systems
San Jose, CA22 hours ago$129.4k - $207k
...Description:Broadcom's ASIC Product Division (... ...candidates for a DFT position. The... ...DFT Architecture, Test insertion and verification... ...improvement, Post silicon debug and yield... ...closely with STA and DI Engineers design closure for... ...tape release.Validating & Debugging Test vectors...SuggestedFull timeLocal areaBroadcom
San Jose, CA3 days ago$160k - $275k
...full-stack solutions from silicon to systems including hardware... ...a Silicon Design-For-Test (DFT) engineer to join our team as we create... ...Working Knowledge of loading and validating PHY firmware via serial... ...agencies in response to job postings. No fee will be paid to third...Daily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA3 days ago- ...Cisco's Silicon Operations Quality and Reliability (SiOps... ...qualification, reliability, and RMA testing for Silicon One ASICs, using ATE platforms and... ...with Product Test Engineering, DFT, and Design Engineering... ...analyze data, and translate validated solutions into high-...
020 Cisco Systems, Inc.
San Jose, CA2 days ago - ...Lattice Semiconductor is seeking a seasoned Silicon Design Validation Engineer to drive IP validation from silicon arrival to production release in... ...and IP blocks, developing robust validation plans and RTL test logic while collaborating across design, verification, and...
$168k - $264.5k
As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production... ...failure analysis, test-content validation, and production deployment.Help...Full timeNvidia
Santa Clara, CA2 days ago$213k - $287.5k
As a Sr ASIC validation engineer on our team, you will independently lead the SW driven early stages test development for our Trainium and Inferentia... ...functional and performance pre silicon verification and ensure... ..., chip verification, post silicon validation and software...Flexible hoursAmazon
Cupertino, CA3 days ago$2,500 per month
...staffed by leading engineers, Etched is... ...For Testability (DFT) Engineer to... ...effectiveness of our testing processes,... ...architectures for ASIC and SoC designs... ...results and silicon debug data to provide... ...plans to validate the correct implementation... ...during post-silicon...Work at officeRelocation packageEtched
San Jose, CA17 days ago$2,500 per month
...and staffed by leading engineers, Etched is redefining... ...and motivated Post Silicon Validation Engineer to join our... ..., and characterizing ASICs from first silicon through... ...and full-chip stress testing and corner case analysis... ...Partner with RTL, DFT, ATE, firmware, and system...Work at officeRelocation packageEtched
San Jose, CA14 days ago$167.7k - $245.2k
...Meet the Team The Silicon One team creates... ...for thorough test planning and development... ...Design-for-Test (DFT) architecture that... ...integration and validation of the test logic... ...implementation and post silicon validation... ...Bachelor's in Electrical Engineering or equivalent with...Full timeTemporary workLocal areaFlexible hours3 days per week- ...Meta is seeking an ASIC Engineer specializing in Design for Test (DFT) on the Infrastructure Silicon team. You will architect testability solutions for large-scale ASICs... ...collaborating with design, physical implementation, and validation teams to deliver testable silicon at scale....
- ...Meta is building custom silicon to power the next generation... ...platforms. As an ASIC Engineer specializing in Design for Test (DFT) on the Infrastructure Silicon... ...implementation, and validation teams to deliver silicon... ...ASICs Background in post-silicon failure analysis...Shift work
$136k - $218.5k
...that break late in a silicon program almost... ...looking for a hardware engineer who builds the methods, test infrastructure, and... ...doing:Own bring-up, validation, qualification, tuning... ...playbooks that shift post-silicon coverage left... ...programs, build DFT feature specs or in-...Full timeShift workNvidia
Santa Clara, CA1 day ago$136k - $218.5k
We are now looking for a Senior Post-Silicon Validation Engineer to join our team!NVIDIA has continuously reinvented... ...infrastructure (Testplans, Tests, Scripts to analyze data), implement... ...will be working multi-functionally with ASIC, SW and System teams to accomplish...Full timeNvidia
Santa Clara, CA22 hours ago$136k - $218.5k
NVIDIA Silicon Co-design Group is seeking a versatile engineer to join the HW ArchDev Methodology... ...define how validation is done. Not how it... ...silicon bring-up, ASIC validation, or system... ...: postmortems, test methods, tools, papers... ...17, 2026.This posting is for an existing...Full timeNvidia
Santa Clara, CA1 day ago$2,500 per month
...staffed by leading engineers, Etched is... ...skilled and motivated Silicon Validation Firmware Engineer... ...AI/ML accelerator ASICs across their entire... ...prototyping through post-silicon bring-up,... ...validation firmware, test content, and... ...verification, architecture, DFT, and driver teams...Work at officeRelocation packageEtched
San Jose, CA16 days ago$167.7k - $245.2k
.../15/2026Meet the TeamCisco ASIC Engineers develop and work with Next... ...Layout, Hardware Automation, Validation and Test, Signal Integrity and Power... ...ultra-high-speed silicon and advanced optics. You will... ...:The starting salary range posted for this position is $167,7...Full timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA22 hours ago$150.4k - $277.6k
...Silicon Validation Engineer In this role, you'll be responsible for lab characterization... ...and scan workload testing, and debugging on silicon validation... ...design, Design for Test (DFT), hardware, firmware, and... ...accepts applications to this posting on an ongoing basis....RelocationApple
Cupertino, CA1 day ago- ...Design For Test (DFT) Engineer LeadStack Inc. is an award winning, one of the nation's fastest... ...-for-Test contractor to test and validate next-generation chips. Candidate will... ...Experience with ATPG diagnosis, ATE debug and silicon bring up DFT pattern translation –...For contractors
LeadStack Inc.
San Jose, CA1 day ago $168k - $264.5k
...of architecture, silicon, firmware, software... ...characterization, validation, and release. In this... ...re looking for an engineer who reasons from... ...and silicon test plan based controller... ...proven track record in post-silicon bring-up... ...on sophisticated ASIC or SoC programs.Strong...Full timeNvidia
Santa Clara, CA2 days ago$120k - $192k
...Description:Broadcom is looking for a Silicon Design and Validation Engineer. In this highly visible role, you... ...with cross functional teams to launch ASIC products for data center networking.... ...collaterals.Experience with bench test debug and validation of clock generation...Full timeLocal areaBroadcom
San Jose, CA22 hours ago- ...are looking for a skilled DFT/ATPG Engineer with 5+ years of hands-on experience in ASIC/SoC design and manufacturing test. The candidate should... ...methodologies and pin-level validation.Support clock DFT... ...verification, signoff, and post-silicon debug activities.Experience...
Katalyst Healthcares & Life Sciences
Santa Clara, CA2 days ago $167.7k - $245.2k
...locationMeet the TeamThe Silicon One team creates... ...Responsible for thorough test planning and development... ...comprehensive Design-for-Test (DFT) architecture that... ...’s in Electrical Engineering or equivalent with at least... ...starting salary range posted for this position is $1...Full timeTemporary workLocal areaFlexible hours3 days per weekCISCO Systems
San Jose, CA3 days ago- ...Job Description Job title: DFT Engineer Location: Santa Clara, California... ...in DFT and ATPG for SoC or ASIC designs • Strong... ...observability, and scan-based testing • Proven expertise in ATPG... ...for interface and pin level validation • Solid understanding of clock...
ASD GLOBAL
Santa Clara, CA3 days ago $168k - $264.5k
...to join us today. Design-for-Test Engineering at NVIDIA works on... ...crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most... ...architecture, chip architecture, ASIC design, verification, CAD, VLSI...Full timeNVIDIA
Santa Clara, CA3 days ago- ...DFT Engineer Location: San Jose, CA, Fort Collins, CO... ...time/Perm Client's ASIC Product Division is seeking... ...– DFT Architecture, Test insertion and... ...Coverage improvement, Post silicon debug and yield improvement... ...before tape release. Validating & Debugging Test vectors...Permanent employmentFull time
InterSources
San Jose, CA2 days ago $60k - $148.5k
...DFT Engineer Role Purpose: The purpose of this role is to lead... ...: Create and execute test plans for DFX features including... .... Generate and validate Scan/ATPG patterns for production... ...Strong understanding of ASIC/SoC design flow from RTL to silicon. Exposure to high-speed...Minimum wageLocal areaWipro
Santa Clara, CA22 hours ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC DFT Engineer - Test & Post-Silicon Validation. Be the first to apply!
