AI DSP Verification Engineer (SystemVerilog/UVM)
Qualcomm
Qualcomm is seeking a highly motivated Hardware Verification Engineer in Austin, Texas. In this role, you will verify complex digital designs, especially focusing on DSP and coprocessor technologies targeting AI/ML solutions. Your responsibilities include developing test benches using SystemVerilog and UVM, designing verification plans, and collaborating across teams. A Bachelor's degree and 2+ years of experience in verification are required. Competitive pay and benefits are offered. #J-18808-Ljbffr Qualcomm
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the AI DSP Verification Engineer (SystemVerilog/UVM) in Austin, TX vacancy
- Correct Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification experience, particularly in SystemVerilog and UVM methodologies. The role includes verifying complex design blocks, developing test plans, and requires a solid...SuggestedRemote jobContract work
- A leading semiconductor company in Texas is seeking a Design Verification Engineer to join its team. This role involves planning and executing the... ...using advanced techniques and tools like System Verilog and UVM. The ideal candidate will have a strong background in...Suggested
- ...technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have a... ...verification methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on...Suggested
$120k - $225k
...hiring experienced Design Verification Engineers to play a key role in... ...our next-generation AI processors to life.... ...development and execution using UVM or other advanced DV... ...of Verilog, SystemVerilog, and UVM. Proven track... ...experience verifying AI, DSP, or other highly parallel...Suggested$170k - $285k
About OLIX AI is growing faster than any technology in history... ...Senior / Staff Digital Verification Engineers with a strong background in... ...environments using SystemVerilog/UVM, including constrained-random... ...principles, computer architecture, DSP fundamentals, and...SuggestedPermanent employmentTemporary workWork at officeLocal areaRelocationVisa sponsorship$220.92k - $311.89k
Overview Intel’s AI SoC organization is driving innovation... ...and cloud. As a Senior Formal Verification Engineer, you will play a critical... ...verification environments using SystemVerilog Assertions (SVA) and... ...techniques. Familiarity with UVM‑based simulation environments...Local areaShift work- Correct Designs in Austin, TX is seeking a talented Design Verification Engineer to ensure the quality of complex design blocks. This... ...least 3 years of experience in verification, proficiency in SystemVerilog and UVM methodologies, and strong analytical skills. The...Remote jobLong term contract
- ...designed for data center, AI, and edge workloads,... ...to work alongside engineers who built iconic processors... ...Develop and execute verification plans for units and... ...Qualifications Desired SystemVerilog verification development... ...construction using UVM or analogous methodologies...
- ...Senior Firmware Verification Engineer Job Description Renesas Electronics... ...ICs for data center, AI accelerator, networking, and... ...and practical experience with SystemVerilog-based verification. You will... ...Qualifications Experience with UVM or other structured...Local areaRemote workFlexible hours
Renesas
Austin, TX5 days ago - Senior Design Verification Engineer Looking for new challenges? Would you like... ...Engineers with prior System Verilog UVM experience to work with our... ...span from projects in AI and Machine Learning,... ...setting Strong background in SystemVerilog and UVM verification methodologies...Hourly payContract workTemporary workRemote work
- Design Verification Engineer Looking for new challenges? Would you like the variety... ...with prior System Verilog UVM experience to work with our... ...span projects in AI and machine learning, processor... ...setting Strong background in SystemVerilog and UVM verification methodologies...Long term contractContract workRemote work
$2,000 per month
...building the world’s first AI inference system purpose-built... ...and staffed by leading engineers, Etched is redefining the infrastructure... ...We are seeking a Design Verification Engineer to join our... ...responsibilities Develop and maintain UVM/SystemVerilog testbenches for high-...Work at officeRelocation packageShift workNight shift$158k - $243k
...a team of exceptional engineers whose mission is to push... ...The Senior Digital IC Verification Engineer will be... ...verification Excellence in SystemVerilog Experience in... ...methodologies such as UVM Knowledge of ARM/RISC‑... ...present for the interview #J-18808-Ljbffr Latent AIFull timeTemporary workLocal areaFlexible hours- ...computing experiences—from AI and data centers, to PCs, gaming... ...Fabric network on the chip verification team is growing and looking... ...Pre-silicon verification engineering background to help enhance... ...using object‑oriented SystemVerilog and the UVM verification library. Develop...Work experience placement
$2,000 per month
...building the world’s first AI inference system purpose-built... ...and staffed by leading engineers, Etched is redefining the infrastructure... ...We are seeking a Design Verification Engineer to join our... ...team Develop and maintain UVM/SystemVerilog-based verification environments...Work at officeRelocation packageShift work$198.1k - $268k
...storage, server, high performance compute, AI, and industrial solutions. Arm is at... ...group is seeking dedicated design verification engineers capable of completing our next... ...cycle Architect and develop efficient SystemVerilog/UVM based test benches Design new stimulus...Work at officeLocal area- ...Role: Verification Engineer Location: Austin, TX (Onsite) Duration: 12 months contract JOB DUTIES: • Participate in the functional... ...of Perl and Makefiles. • Experience in Verilog/SystemVerilog/SystemC, preferred. • Experience in C/Verilog environment...Contract work
Trilyon, Inc.
Austin, TX1 day ago - Senior Design Verification Engineer — ASIC IP Silicon Verification | 5G Infrastructure... ...- designing and building UVM environments from a clean... ...and/or top level. Strong SystemVerilog/UVM skills - not only use but... ...SerDes, PCIe, ARM subsystems, DSP/accelerators, or Ethernet....
$193.3k - $261.5k
...world-class expertise across silicon engineering, hardware design, verification, software, and operations to... ...traditional partnerships to dominate in AI training and inference. Your... ...validation lifecycle from RTL simulation (SystemVerilog/UVM, VCS, Questa, Xcelium) and...InternshipLocal areaFlexible hoursAmazon
Austin, TX22 hours ago- A leading optical technology company is seeking a Senior DSP Algorithms Engineer located in Austin, TX. This role focuses on system-level verification and stress testing of coherent optical DSP algorithms to ensure design robustness before silicon tape-out. The ideal candidate...Visa sponsorship
$150.5k - $279.5k
Staff Digital Verification Engineer - Austin, TX Responsibilities... ...architect and implement UVM‑based verification... ...knowledge of Verilog, SystemVerilog, UVM, and C/C++. Experience... .... Experience with AI‑powered tools that enhance... ...RNM and SPICE models, DSP/digital wireless,...Flexible hours- ...next-generation computing experiences—from AI and data centers, to PCs, gaming and... ...for an adaptive, self-motivative design verification engineer to join our growing team. As a key contributor... ...testbenches in System Verilog and UVM to complete verification of the design in...Night shift
- ...building the world’s first AI inference system purpose-built... ...and staffed by leading engineers, Etched is redefining the infrastructure... ...We are seeking a Design Verification Engineer to join our Systems... ...models. Develop tests in SystemVerilog, Python, or vectors to debug...Work at officeShift work
- ...generation computing experiences—from AI and data centers, to PCs, gaming and embedded... ...career. The Role As a Core Design Verification Engineer, you will be responsible for verifying... ...verification using a C++ and Verilog/SystemVerilog‑based environment, with an emphasis on...
$91.15k - $128.69k
Job Details Title: Junior CPU Design Verification Engineer Location: Austin, Texas, USA (primary); additional locations:... ...(Python, Perl, or Tcl). Experience with C++ and SystemVerilog. Preferred Qualifications : Use of AI agents in projects, college classes, or software...Work experience placementLocal area- ...next-generation computing experiences—from AI and data centers, to PCs, gaming and... ...organization) is looking for an ASIC Design Verification Engineer to join our growing team. We develop... ...random and directed) using System Verilog/UVM/SystemC Triaging and debugging...
$115.6k - $173.4k
...motivated and skilled Hardware Verification Engineer to join our dynamic and fast‑paced... ...will be on verifying Qualcomm’s DSP and coprocessor targeting AI/ML solutions. Key... ...and implement test benches using SystemVerilog and UVM. Design and execute verification...Work experience placementWork from home- ...Austin, TX is seeking a Senior Design Verification Engineer to lead verification efforts for ASICs... ...building transaction-level models, designing UVM testbenches, and driving hardware... ...verification experience and strong SystemVerilog/UVM skills. Join a dynamic team that encourages...
- ...seeking a highly motivated Mixed-Signal Verification Engineer III to support verification of analog... ...candidate brings strong expertise in SystemVerilog, UVM methodologies, and behavioral... ...Experience with scripting, automation, or AI‑assisted verification workflows. #J-...
- ...semiconductor company is seeking a Senior Product Development Engineer in Austin, TX. This role involves the design and characterization... ...communication skills. Responsibilities include developing verification environments, analyzing test results, and driving innovation strategies...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to AI DSP Verification Engineer (SystemVerilog/UVM). Be the first to apply!
Related searches
- machine learning ai engineer Austin, TX
- ai engineer remote Austin, TX
- ai prompt engineer Austin, TX
- ai developer Austin, TX
- ai engineer Austin, TX
- ai ml engineer Austin, TX
- senior ai engineer Austin, TX
- validation engineer Austin, TX
- senior validation engineer Austin, TX
- senior verification engineer Austin, TX