AI DSP Verification Engineer (SystemVerilog/UVM)
Qualcomm
Qualcomm is seeking a highly motivated Hardware Verification Engineer in Austin, Texas. In this role, you will verify complex digital designs, especially focusing on DSP and coprocessor technologies targeting AI/ML solutions. Your responsibilities include developing test benches using SystemVerilog and UVM, designing verification plans, and collaborating across teams. A Bachelor's degree and 2+ years of experience in verification are required. Competitive pay and benefits are offered. #J-18808-Ljbffr Qualcomm
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the AI DSP Verification Engineer (SystemVerilog/UVM) in Austin, TX vacancy
- Etched.ai, Inc. is looking for a Design Verification Engineer to join our Internal IP DV team in Austin, Texas. In this role, you will ensure the robustness... ...and high performance of custom IPs by developing UVM/SystemVerilog testbenches and executing verification plans....SuggestedWork at office
$150k - $165k
Encore Semi Llc is seeking a Senior Design Verification Engineer to verify complex digital systems, including ARM-based CPUs. The role includes developing UVM/SystemVerilog testbenches and automating testing processes. The ideal candidate should have 10+ years of ASIC verification...SuggestedRemote job- Correct Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification experience, particularly in SystemVerilog and UVM methodologies. The role includes verifying complex design blocks, developing test plans, and requires a solid...SuggestedRemote jobContract work
$120k - $225k
...hiring experienced Design Verification Engineers to play a key role in... ...our next-generation AI processors to life.... ...development and execution using UVM or other advanced DV... ...of Verilog, SystemVerilog, and UVM. Proven track... ...experience verifying AI, DSP, or other highly parallel...SuggestedLatent AI
Austin, TX2 days ago- ...technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have a... ...verification methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on...Suggested
$220.92k - $311.89k
Overview Intel’s AI SoC organization is driving innovation... ...and cloud. As a Senior Formal Verification Engineer, you will play a critical... ...verification environments using SystemVerilog Assertions (SVA) and... ...techniques. Familiarity with UVM‑based simulation environments...Local areaShift work$200k - $320k
...CFR 120.62. About the role You will own functional verification of our custom AI accelerator's digital logic — writing testbenches,... ...waveforms, and driving coverage closure. You'll work in SystemVerilog and UVM with industry-standard simulators (Synopsys VCS, Cadence...Permanent employmentH1bVisa sponsorshipWork visaNight shiftDensityAI
Austin, TX11 days ago- ...From personal computing and AI to cloud‑scale data centers... ...Lead pre‑silicon functional verification of complex CPU and SoC logic... ...verification plans, testbenches, and SystemVerilog/UVM environments, ensuring... ...teams, and physical design engineers to improve design quality...Local areaShift work
$122.44k - $172.86k
...Intel’s Silicon & Platform Engineering Group as a CPU Design Verification Engineer on the... ...verification environments using UVM-based testbenches and advanced... ...as Verilog, VHDL, or SystemVerilog, and industry‑standard simulation... ...application of AI or automation to enhance...Local areaWorldwideShift work- Senior Design Verification Engineer Looking for new challenges? Would you like... ...Engineers with prior System Verilog UVM experience to work with our... ...span from projects in AI and Machine Learning,... ...setting Strong background in SystemVerilog and UVM verification methodologies...Remote jobHourly payContract workTemporary work
- ...building the world’s first AI inference system purpose-built... ...and staffed by leading engineers, Etched is redefining the infrastructure... ...We are seeking a Design Verification Engineer to join our... ...responsibilities Develop and maintain UVM/SystemVerilog testbenches for high-...Work at officeShift workNight shift
$138k - $198k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...3 years of experience in verification methodologies and languages... ...Verification Methodology (UVM) or SystemVerilog. Preferred qualifications... ...combines the best of Google AI, Software, and Hardware to...Worldwide- ...building the world’s first AI inference system purpose-built... ...and staffed by leading engineers, Etched is redefining the infrastructure... ...We are seeking a Design Verification Engineer to join our... ...team Develop and maintain UVM/SystemVerilog-based verification environments...Work at officeShift work
$198.1k - $268k
...storage, server, high performance compute, AI, and industrial solutions. Arm is at... ...group is seeking dedicated design verification engineers capable of completing our next... ...cycle Architect and develop efficient SystemVerilog/UVM based test benches Design new stimulus...Work at officeLocal area- ...Semiconductors is seeking a Digital IP Principal Verification Engineer in Austin. The role involves defining... ...test failures while utilizing AI to augment productivity. The ideal... ...SoC design, proficient in Verilog, SystemVerilog, and UVM coding. Join NXP in a collaborative environment...
- ...regulators. Design SystemVerilog/Verilog testbenches, checkers, and verification flows for system-level... ...checkers, coverage, or UVM-based flows. Familiarity... ...or Tcl are a plus. DSP (Digital Signal... ....S./M.S. in Electrical Engineering, Computer Engineering,...Local areaRemote workFlexible hours
Renesas Electronics
Austin, TX2 days ago $100k - $166.75k
## ASIC Verification Engineer - New College Grad 2026Applylocations: US, TX, Austin... ...the unlimited potential of AI to define the next era of... ...Oriented Programming with SystemVerilog.* Exposure to design and verification... ..., GDB), and methodologies (UVM or equivalent).* Your work...- Senior Design Verification Engineer — ASIC IP Silicon Verification | 5G Infrastructure... ...- designing and building UVM environments from a clean... ...and/or top level. Strong SystemVerilog/UVM skills - not only use but... ...SerDes, PCIe, ARM subsystems, DSP/accelerators, or Ethernet....
- ...voltage regulators. Design SystemVerilog/Verilog testbenches, checkers, and verification flows for system-level... ...checkers, coverage, or UVM‑based flows.... ...Perl, or Tcl are a plus. DSP (Digital Signal Processing... ....S./M.S. in Electrical Engineering, Computer Engineering,...Local area
- A leading optical technology company is seeking a Senior DSP Algorithms Engineer located in Austin, TX. This role focuses on system-level verification and stress testing of coherent optical DSP algorithms to ensure design robustness before silicon tape-out. The ideal candidate...Visa sponsorship
- ...building the world’s first AI inference system purpose-built... ...and staffed by leading engineers, Etched is redefining the infrastructure... ...We are seeking a Design Verification Engineer to join our Systems... ...models. Develop tests in SystemVerilog, Python, or vectors to debug...Work at officeShift work
- Arrow Electronics in Austin, Texas is seeking a Design Verification Engineer with at least 6 years of experience in System Verilog HVL and C++/C, along with UVM expertise. This role involves the complete verification cycle including the development of test plans and conducting...Remote job
$115.6k - $173.4k
...motivated and skilled Hardware Verification Engineer to join our dynamic and fast‑paced... ...will be on verifying Qualcomm’s DSP and coprocessor targeting AI/ML solutions. Key... ...and implement test benches using SystemVerilog and UVM. Design and execute verification...Work experience placementWork from home- ...enabling human life on Mars. Design Verification Engineer (Silicon Engineering) At SpaceX we’re... ...harnesses and test sequences Develop SystemVerilog testbench infrastructure (both UVM and non-UVM) for testing designs, including DSP blocks Responsible for test plan...Permanent employmentWorldwideWeekend work
- Etched.ai, Inc. is seeking a Design Verification Engineer in Austin to ensure custom IPs are robust and silicon-ready. The role includes collaborating with... ...software for bottlenecks, and developing tests in SystemVerilog and Python. Ideal candidates should have a strong...Work at office
- ...next-generation computing experiences—from AI and data centers, to PCs, gaming and... ...organization) is looking for an ASIC Design Verification Engineer to join our growing team. We develop... ...random and directed) using System Verilog/UVM/SystemC Triaging and debugging...
$136k - $218.5k
...an outstanding Senior ASIC Verification Engineer to verify the design and implementation... ...Oriented Programming with SystemVerilog Exposure to design and... ..., GDB), and methodologies (UVM or equivalent) Your work... ...existing vacancy. NVIDIA uses AI tools in its recruiting processes...Full time$166k - $249k
...Category Engineering Hire Type Employee Job ID 17853 Base Salary... .... We lead in chip design, verification, and IP integration,... ...ll Be Doing: * Applying AI techniques to accelerate design... ...programming and scripting skills (SystemVerilog, UVM, Tcl, Python or similar...Remote work$116k - $189.75k
...NVIDIA is looking for an ASIC Verification Engineer to help verify our global IP... ..., HPC, cloud computing, and AI. In this role, you will... ...verification components using SV/UVM methodology Drive coverage-... ...-silicon verification (UVM, SystemVerilog), ASIC design/implementation...NVIDIA Gruppe
Austin, TX2 days ago$166k - $249k
...Date posted 06/07/2026 Category Engineering Hire Type Employee Job ID 15246... ...learning machines. We lead in chip design, verification, and IP integration, empowering the... ...IP and testbenches using SystemVerilog and UVM. Collaborating with design and architecture...Remote workSynopsys
Austin, TX5 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to AI DSP Verification Engineer (SystemVerilog/UVM). Be the first to apply!
Related searches
- ai developer Austin, TX
- ai prompt engineer Austin, TX
- ai engineer Austin, TX
- senior ai engineer Austin, TX
- ai ml engineer Austin, TX
- ai engineer remote Austin, TX
- machine learning ai engineer Austin, TX
- design verification engineer Austin, TX
- validation specialist Austin, TX
- senior design verification engineer Austin, TX