Remote Senior ASIC Verification Engineer - UVM/SystemVerilog
$150k - $165kEncore Semi Llc
Austin, TX
- Remote job
Encore Semi Llc is seeking a Senior Design Verification Engineer to verify complex digital systems, including ARM-based CPUs. The role includes developing UVM/SystemVerilog testbenches and automating testing processes. The ideal candidate should have 10+ years of ASIC verification experience, strong skills in SystemVerilog and UVM, and familiarity with ARM architecture. A comprehensive benefits package is offered with a base salary between $150,000 to $165,000. #J-18808-Ljbffr Encore Semi Llc
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Remote Senior ASIC Verification Engineer - UVM/SystemVerilog in Austin, TX vacancy
$150k - $165k
Encore Semi Llc is seeking a Sr Design Verification Engineer to work remotely, managing the full verification lifecycle... .... Candidates should have 10+ years of ASIC verification experience and be proficient in SystemVerilog and UVM. The position offers a competitive...Remote jobSenior- microTECH Global Limited is seeking an ASIC Verification Engineer for a 6-month contract, which can be performed remotely. The role requires a strong background in verification... ...of ASIC/SoC systems, and proficiency in UVM/SystemVerilog-based verification. This position offers...Remote jobContract workImmediate start
- A technology solutions company in California is seeking a Verification Engineer to write SystemVerilog/UVM testbenches for ASICs and FPGAs. The ideal candidate will have a Bachelor’s degree in a related field and experience with ASIC/FPGA verification. Familiarity with...Senior
- Correct Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification... ...experience, particularly in SystemVerilog and UVM methodologies. The role includes... ...opportunities in Austin, TX, and potentially remote work. Benefits include healthcare...Remote jobSeniorContract work
- ...technology firm is seeking an experienced engineer in San Diego to manage the complete verification lifecycle for digital power IPs. The... ...and over four years of experience in ASIC design and verification, with proficiency in SystemVerilog and related methodologies. This role...Senior
- ...leading technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have... ...methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on experience...Senior
- ...innovative high-tech startup in Santa Clara seeks a Senior Design Verification Engineer to architect and develop verification... ...candidate will have extensive experience in ASIC verification, strong skills in SystemVerilog and UVM, and a passion for solving complex problems....Senior
$170k - $250k
...United States - Remote K2 is building the largest and highest... ...class of spacecraft. Engineered to survive the harshest radiation... ...Role We are seeking a Senior ASIC Design Verification Engineer whose role will... ...chip environments. Build SystemVerilog/UVM test benches, including...Remote workSeniorPermanent employmentShift workK2 Space
New York, NY1 day ago- ...Job Description: The Verification Engineer will contribute to the pre-... ...This role requires a senior-level verification engineer... ...verification deliverables within a UVM/SystemVerilog environment. The... ...Design Verification (FPGA or ASIC). ~ Strong proficiency...Remote work
Varite
United States5 days ago - Location: Warren, New Jersey, Plano, TX or REMOTE U.S. Company: AirSpan Networks... .... We are looking for a skilled UVM SystemVerilog Verification Engineer to join our dynamic team and contribute... ...performance, and reliability of AirSpan’s ASIC and FPGA designs. You will work...Remote work
- ...Seeking a full-time remote Senior ASIC Verification Engineer, the ideal candidate will manage the verification closure of SoCs for high-performance computing and AI solutions, driving test planning, UVM testbench development, and collaboration with cross-functional teams...Remote workSeniorFull time
Virtual Vocations Inc
United States1 day ago - Ciena Corporation is seeking an ASIC Engineer to support the Wavelogic family of products used in optical fiber transmission solutions... ...or a related field, with expert-level knowledge of SystemVerilog and verification methodologies. Excellent communication and...SeniorWork at office
- A leading provider of 4G and 5G network solutions is seeking a UVM SystemVerilog Verification Engineer to join their team in Texas or a remote capacity. The role involves developing and executing verification plans, ensuring compliance with specifications. Candidates should...Remote job
- ...Description: ~ The project relates to the design and verification of a custom controller for analog components. The... ...and send data. Responsibilities As a UVM/ SystemVerilog Design Verification Engineer, you will own functional verification for a custom controller...Remote work
Varite
United States5 days ago - Correct Designs is seeking a Design Verification Engineer to work on complex design verification... ...will have strong experience in SystemVerilog and UVM, along with excellent communication... ...arrangements, including in-person and remote opportunities, to accommodate skilled...Remote jobHourly payContract workFlexible hours
- CxDesign, LLC is seeking a seasoned ASIC & FPGA Verification Engineer to write and debug testbench components, tests, assertions, and functional coverage... ...must have over 10 years of experience preferably in a UVM/SV environment. This role requires U.S. citizenship due to...Senior
$75 - $80 per hour
...leading aerospace company is seeking an Electrical Design and Analyst Engineer to work in Mountain View, CA. This contract role focuses on ASIC/FPGA verification, requiring expertise in SystemVerilog and a Bachelor's degree in a relevant field. You will be responsible for...Hourly payContract work- ...Senior SoC Verification Engineer (UVM) Location: Chandler, Arizona. Experience: 6+ years Role Overview We are... ...Experience ~6+ years of experience in ASIC/SoC verification. ~ Strong hands-on experience with SystemVerilog and UVM methodology. ~ Proficiency in...Senior
Kasmo Global
Chandler, AZ4 days ago - ...ASIC Verification Engineer – ARM Location: Remote Job Summary: We are seeking an experienced ASIC Verification Engineer... ...Test case development UVM environment development Coverage... ...methodologies including: ~ UVM / SystemVerilog ~ Formal verification ~...Remote work
Datum Technologies Group
United States5 days ago - ...Location: Remote Duration: 6–12 Months (Contract) Overview... ...seeking a highly skilled Senior Design Verification Engineer with strong expertise in... ...have proven experience in SystemVerilog , UVM , and industry-standard... ...+ years of experience in ASIC/SoC design verification,...Remote workSeniorContract work
ASICSoft
New York, NY1 day ago - A leading semiconductor company in Texas is seeking a Design Verification Engineer to join its team. This role involves planning and executing the... ...using advanced techniques and tools like System Verilog and UVM. The ideal candidate will have a strong background in...
- Ericsson GmbH in Austin, Texas is looking for an ASIC Design Verification Engineer to join their team. This role involves building transaction... ...experience and a proven track record with SystemVerilog and UVM. In addition to a competitive salary, Ericsson offers...Senior
- ...GmbH in Austin, TX is seeking a Senior Design Verification Engineer to lead verification efforts for ASICs in 5G infrastructure. The... ...transaction-level models, designing UVM testbenches, and driving... ...experience and strong SystemVerilog/UVM skills. Join a dynamic team...Senior
$168k - $310.5k
NVIDIA Gruppe is looking for an ASIC Verification Engineer in California to validate designs for their next-generation inference accelerator... ..., and a strong background in verification tools like SystemVerilog and UVM. A competitive salary ranging from 168,000 to 310,500...Senior$180k - $300k
...Services LLC is looking for experienced Design Verification Engineers in California, USA, to validate high-... ...technologies. Candidates should have 5-15 years of ASIC/SoC verification experience, strong expertise in SystemVerilog and UVM, and a solid background in networking...Senior- microTECH Global Limited is seeking an experienced ASIC Verification Engineer to join their team in Braunschweig, Germany. This role will involve... ...ASIC/Digital Verification experience, strong skills in SystemVerilog, UVM, and debugging. The position offers a hybrid working...Senior
- ...Senior Design Verification Engineer Looking for new challenges? Would... ...prior System Verilog UVM experience to work with... ...subsystems, SOC/ASIC products for vision... ...both in-person and remote work. Whether... ...Strong background in SystemVerilog and UVM verification...Remote workSeniorHourly payContract workTemporary work
Correct Designs
United States1 day ago - ...Senior ASIC Verification Engineer (AI Hardware) — Remote (U.S.) — No Visa Sponsorship Overview Our client an AI / Compute company of the verge of being... ...verification environments using System Verilog and UVM Create simulation infrastructure, including testbenches...Remote jobSeniorVisa sponsorship
4 Staffing Corp - Client Jobs
San Jose, CA22 days ago - NVIDIA Corporation is hiring a Senior ASIC Verification Engineer in Santa Clara, California. This position involves verifying designs and implementations... ...+ years of relevant experience, and be proficient in SystemVerilog and UVM. The role provides a competitive salary range of $136...Senior
$136k - $218.5k
Senior ASIC Verification Engineer page is loaded## Senior ASIC Verification Engineerlocations: US, CA, Santa Claratime type: Full timeposted on... ...Oriented Programming principles and proficient in SystemVerilog/UVM.* Familiarity with memory subsystem concepts such as memory...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Remote Senior ASIC Verification Engineer - UVM/SystemVerilog. Be the first to apply!
Related searches
- validation engineer Austin, TX
- senior validation engineer Austin, TX
- senior verification engineer Austin, TX
- validation specialist Austin, TX
- verification engineer Austin, TX
- validation consultant Austin, TX
- design verification engineer Austin, TX
- verification & validation engineer Austin, TX
- senior design verification engineer Austin, TX
- soc design verification engineer Austin, TX