Senior ASIC Verification Engineer: SystemVerilog & UVM Expert
NVIDIA
A leading technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have a strong background in verification methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on experience and location, as well as equity and benefits. Join a team that values creativity and technology passion. #J-18808-Ljbffr NVIDIA Corporation
$150k - $165k
Encore Semi Llc is seeking a Senior Design Verification Engineer to verify complex digital systems, including... ...CPUs. The role includes developing UVM/SystemVerilog testbenches and automating testing... ...candidate should have 10+ years of ASIC verification experience, strong...SeniorRemote job- An established industry player is seeking a skilled Hardware Verification Engineer to join their dynamic team in Austin. In this pivotal role,... ...for technology and a strong background in hardware verification, this opportunity is perfect for you. #J-18808-Ljbffr Core AsicSenior
- Correct Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification experience, particularly in SystemVerilog and UVM methodologies. The role includes verifying complex design blocks, developing test plans, and requires a solid...SeniorRemote jobContract work
- Etched.ai, Inc. is looking for a Design Verification Engineer to join our Internal IP DV team in Austin, Texas. In this role, you will ensure... ...and high performance of custom IPs by developing UVM/SystemVerilog testbenches and executing verification plans. Ideal candidates...SuggestedWork at office
- A leading semiconductor company in Texas is seeking a Design Verification Engineer to join its team. This role involves planning and executing the... ...using advanced techniques and tools like System Verilog and UVM. The ideal candidate will have a strong background in...Suggested
- Ericsson GmbH in Austin, Texas is seeking a Senior Design Verification Engineer specializing in ASIC IP development. In this position, you will lead verification... ...has a strong background in RTL verification, SystemVerilog, and UVM, with additional knowledge in embedded software...Senior
- Ericsson GmbH in Austin, Texas is looking for an ASIC Design Verification Engineer to join their team. This role involves building transaction... ...experience and a proven track record with SystemVerilog and UVM. In addition to a competitive salary, Ericsson offers...Senior
- ...GmbH in Austin, TX is seeking a Senior Design Verification Engineer to lead verification efforts for ASICs in 5G infrastructure. The... ...transaction-level models, designing UVM testbenches, and driving... ...experience and strong SystemVerilog/UVM skills. Join a dynamic team...Senior
$136k - $212.75k
...NVIDIA System-On-Chip (SOC) group is looking for an experienced ASIC Verification Engineer! In this position you will have the chance to create a high... ...and carry out the test plan to verify the design. Create UVM components, sequences, tests and scoreboards. Sign off on...Senior- Correct Designs is seeking a Design Verification Engineer to work on complex design verification in Austin, Texas. The role offers variety... .... Ideal candidates will have strong experience in SystemVerilog and UVM, along with excellent communication skills. The company...Remote jobHourly payContract workFlexible hours
$136k - $218.5k
The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA Clocks... ...methodologies. This includes coding in System Verilog, UVM, C++, Perl, Python and NVIDIA custom compilers and tools....SeniorFull timeWork experience placement$136k - $218.5k
We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered visual computing... ...background developing TB's from scratch using SV and UVM methodology is desired. C++ programming language...SeniorFull time- Qualcomm is seeking a highly motivated Hardware Verification Engineer in Austin, Texas. In this role, you will verify complex digital... ...responsibilities include developing test benches using SystemVerilog and UVM, designing verification plans, and collaborating across...
$116k - $189.75k
NVIDIA is looking for an ASIC Verification Engineer to help verify our global IP and impact a variety... ...Build verification components using SV/UVM methodology Drive coverage-based... ...Experience in pre-silicon verification (UVM, SystemVerilog), ASIC design/implementation flow,...- Ericsson GmbH is seeking an ASIC Design Verification Engineer in Austin, Texas. This role involves working with next-generation 5G networks, requiring strong expertise in RTL verification, SystemVerilog, and UVM. Candidates should have a Bachelor's or Master's degree in...
- NVIDIA Gruppe is seeking an entry-level ASIC Verification Engineer in Austin, Texas. This role involves creating a high-impact system-level IP for performance measurement across multiple projects. The ideal candidate will focus on verification methodologies, ensuring high...
$220.92k - $311.89k
...innovation in next-generation ASICs for AI applications across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical... ...environments using SystemVerilog Assertions (SVA) and industry... ...techniques. Familiarity with UVM‑based simulation environments...SeniorLocal areaShift work- A technology company in aerospace is seeking a Senior Verification Engineer I in Austin, Texas. The ideal candidate will have at least 4 years... ...design verification, proficient in VHDL, Verilog, and SystemVerilog. This position involves developing testbenches, contributing...SeniorFull time
- ASIC Design Verification Engineer - Austin, Texas Hybrid work schedule. This is not a remote work opportunity... ...block to chip. Design and build UVM testbenches from scratch, not inheriting... .... Deep, practical experience with SystemVerilog and UVM. Proven ability to architect...Temporary work
- .## ASIC Design Verification EngineerAustin,Texas,United States## Grow with us... ...networks — and the verification engineers who prove they work are the... ...— designing and building UVM environments from scratch,... ...practical experience with SystemVerilog and UVM Proven ability to architect...Temporary workWorldwide
$116k - $189.75k
NVIDIA Gruppe is seeking an ASIC Verification Engineer to verify global IP and enhance various products including AI and HPC. In this role... ...of design verification experience, proficiency in UVM and SystemVerilog, and excellent debugging skills. This position offers a...- Senior Design Verification Engineer Looking for new challenges? Would you like the variety... ...with prior System Verilog UVM experience to work with... ...processor fabric subsystems, SOC/ASIC products for vision... ...setting Strong background in SystemVerilog and UVM verification...SeniorRemote jobHourly payContract workTemporary work
- ...Role: Verification Engineer Location: Austin, TX (Onsite) Duration: 12 months contract JOB... ...verification of a block(s) of complex ASICs and/or IP cores for a combined CPU/GPU... ...Makefiles. • Experience in Verilog/SystemVerilog/SystemC, preferred. • Experience in...Contract work
$166k - $249k
...Category Engineering Hire Type Employee Job ID... ...lead in chip design, verification, and IP integration,... ...and highly skilled ASIC Digital Verification... ...testbenches using SystemVerilog and UVM. Collaborating with... ...alongside industry experts and contribute to the...Remote work- Correct Designs in Austin, TX is seeking a talented Design Verification Engineer to ensure the quality of complex design blocks. This... ...least 3 years of experience in verification, proficiency in SystemVerilog and UVM methodologies, and strong analytical skills. The...Remote jobLong term contract
- ...in Austin, Texas, seeks an experienced verification engineer to join the Modem Verification team.... ...ensuring the quality and performance of ASIC IP used in IoT applications,... ...Engineering and possess skills in Verilog, SystemVerilog, and C programming. The role offers a...
$98.04k - $154.8k
Astreya Inc. is seeking a Testing Engineer IV to drive testing for PCIe... ...interfaces in Austin, TX. You will lead verification and validation efforts for cutting-edge ASIC designs, focusing on both pre-... ...in Python, C/C++, and SystemVerilog. A competitive salary range of...Senior- A leading AI hardware company in Austin, Texas, is seeking a Senior / Staff Digital Verification Engineer to oversee the verification processes for high-speed silicon. The role involves working with advanced CMOS technologies and requires extensive experience in digital...Senior
- ...cutting-edge technology company in Austin is seeking a Design Verification Engineer to join their Interface IP DV team. The role involves... ...design verification experience, alongside expertise in UVM/SystemVerilog and industry-standard IP interfaces. This position offers...SeniorRelocation package
- Responsibilities: Design and implement verification plans. Develop and execute... ...resolve issues. Working in a UVM environment. Use of... ...Master’s degree in Electrical Engineering, Electronics Engineering or related... .... Familiarity with ASIC design. Excellent analytical...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Verification Engineer: SystemVerilog & UVM Expert. Be the first to apply!
- senior design verification engineer Austin, TX
- senior validation engineer Austin, TX
- system validation engineer Austin, TX
- senior verification engineer Austin, TX
- verification & validation engineer Austin, TX
- soc design verification engineer Austin, TX
- validation engineer Austin, TX
- system verification engineer Austin, TX
- design verification engineer Austin, TX
- verification engineer Austin, TX

