Silicon Verification Engineer: SystemVerilog & UVM Expert
Advanced Micro Devices
Advanced Micro Devices is seeking a Design Verification Engineer for its Austin, Texas location. In this role, you will be integral to developing and verifying cutting-edge digital designs, collaborating with teams across multiple locations. You will plan and execute verification for complex design blocks, create effective test plans, and utilize state-of-the-art verification techniques. The position requires a Bachelor's or Master's in Computer or Electrical Engineering along with a passion for processor architecture. #J-18808-Ljbffr Advanced Micro Devices
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Silicon Verification Engineer: SystemVerilog & UVM Expert in Austin, TX vacancy
- ...technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have a... ...verification methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on...Suggested
- Etched.ai, Inc. is looking for a Design Verification Engineer to join our Internal IP DV team in Austin, Texas. In this role, you will ensure... ...and high performance of custom IPs by developing UVM/SystemVerilog testbenches and executing verification plans. Ideal candidates...SuggestedWork at office
- Qualcomm is seeking a highly motivated Hardware Verification Engineer in Austin, Texas. In this role, you will verify complex digital... ...responsibilities include developing test benches using SystemVerilog and UVM, designing verification plans, and collaborating across...Suggested
- ...workloads, with real silicon, not slideware. Our second... ...to work alongside engineers who built iconic processors... ...Develop and execute verification plans for units and... ...Qualifications Desired SystemVerilog verification... ...Testbench construction using UVM or analogous methodologies...Suggested
- ...ultimate goal of enabling human life on Mars. Design Verification Engineer (Silicon Engineering) At SpaceX we’re leveraging our... ...test harnesses and test sequences Develop SystemVerilog testbench infrastructure (both UVM and non-UVM) for testing designs, including DSP...SuggestedPermanent employmentWorldwideWeekend work
- ...in Austin, Texas is seeking a Design Verification Engineer. In this role, you will be integral to... ...platform. You will build and architect UVM-based test benches while collaborating... ...knowledge, preferably in Python, C++, or SystemVerilog, and a master's degree in engineering...
$164.47k - $311.89k
# **Welcome!**## .Senior CPU Pre-Silicon Verification Engineer page is loaded## Senior CPU Pre-Silicon Verification Engineerlocations: US, Texas, Austin... ...in Design Verification and Validation methodologies with UVM, System Verilog and industry standard EDA tools* Experience...Local areaImmediate startShift work- Etched.ai, Inc. is seeking a Design Verification Engineer in Austin to ensure custom IPs are robust and silicon-ready. The role includes collaborating with architects... ...software for bottlenecks, and developing tests in SystemVerilog and Python. Ideal candidates should have a...Work at office
$120k - $225k
...Design Verification Engineer We're hiring experienced Design Verification... ...compiler, emulation and post-silicon to ensure the full system... ...development and execution using UVM or other advanced DV... ...Understanding of Verilog, SystemVerilog, and UVM. ~ Proven track...Mythic
Austin, TX3 days ago- ...been propelled by the top engineers in mixed-signal... ...and innovative Design Verification Engineer to join a world-class silicon design verification team... ...verification domains including UVM-based testbench... ...proficiency with HVLs: SystemVerilog with UVM (or OVM/AVM/Vera...
Cirrus Logic
Austin, TX6 days ago - ...Design Verification Engineer Title: Design Verification Engineer Location... ...with prior System Verilog UVM experience to work with our... ...Develop and execute pre-silicon verification test plans... ...setting ~ Strong background in SystemVerilog and UVM verification...Hourly payContract workTemporary workRemote work
Correct Designs
Austin, TX2 days ago - ...Design Verification Engineer Business Line Description: ~ Advanced... ...in System Verilog (UVM), random test scenarios, algorithmic... ..., and implementing pre-silicon simulations to test, find and... ...improvements. Verilog, SystemVerilog, UVM coding skills required...Local area
NXP Semiconductors N.V.
Austin, TX1 day ago $136k - $218.5k
NVIDIA is looking for a Senior ASIC Verification Engineer to help verify our global IP!... ...verification components using SV/UVM methodology Driving coverage-based... ...experience Experience in pre‑silicon verification (UVM, SystemVerilog), ASIC design/implementation flow...- A leading technology company in Austin, Texas is seeking a DFT Design Verification Engineer to join their Silicon Technologies group. In this role, you will review design specifications, help develop verification plans, and work closely with designers on DFT implementation...
- Silicon Labs in Austin, Texas, is looking for a Senior Modem Design Verification Engineer. This role involves defining verification strategies and developing robust test... ...relevant experience, and expertise in SystemVerilog and UVM. The company offers excellent benefits...Flexible hours
- ...candidate to join our ASIC design verification team in a dynamic and... ...debug issues in the pre‑silicon environment, and implement... ...: Inspire and guide junior engineers, fostering their growth and... ...principles and their application in SystemVerilog UVM or other verification...Local areaShift work
$135.9k - $201.13k
...Marvell Custom Solutions Verification Engineer Marvell's semiconductor solutions... ...next-generation custom silicon that powers AI... ...and implement sophisticated UVM-based verification environments... ...testbench development using SystemVerilog, with proven experience architecting...InternshipWork from homeMarvell
Austin, TX3 days ago- Silicon Laboratories Inc. is seeking a Senior Modem Design Verification Engineer in Austin, Texas. You will be responsible for ensuring the functional correctness of digital modem designs and collaborate with various teams to develop verification strategies and debug complex...Flexible hours
$143.15k - $265.85k
Senior Staff Digital Verification Engineer - Austin, TX We are focused on producing... ...techniques. You will build UVM test benches from scratch... ...knowledge of Verilog, SystemVerilog, UVM, and C/C++. Knowledge... ...comprehensive benefits package. Silicon Labs is an equal‑...Flexible hours- ...key projects that Apple’s Silicon Engineering Group has embarked upon to... ...environments, craft highly reusable UVM TB, implement effective... ...DV methodology, verification on accelerated platforms, knowledge... ....g., Python, C++, Java, or SystemVerilog). Coursework in Digital Design...Flexible hours
- ...ROLE: We are looking for an adaptive, self‑motivative design verification engineer to join our growing team. As a key contributor, you will be part... ...test plan Design testbenches in System Verilog and UVM to complete verification of the design in an efficient manner...Night shift
$151k - $251.8k
...Responsibilities As a Design Verification Engineer, you will contribute to the... ...checkers, covergroups, and SystemVerilog constraints. You support... ...bring‑up across IP, SoC, and silicon. You take initiative on... ...skills in System Verilog, UVM Experience with Git version...Hourly payFull timeRelocation$124.6k - $231.4k
Senior Modem Design Verification Engineer Location: Austin, Texas Overview As a Senior Modem Design... ...of digital modem designs used in Silicon Labs’ low‑power wireless products. You... ...scalable verification environments using SystemVerilog/UVM or similar methodologies Create test...Flexible hours- ...Wonderful At Intel, we put silicon at the center of the world’... ...Lead pre‑silicon functional verification of complex CPU and SoC... ...verification plans, testbenches, and SystemVerilog/UVM environments, ensuring... ...teams, and physical design engineers to improve design quality...Local areaShift work
$2,000 per month
...investors and staffed by leading engineers, Etched is redefining the... ...We are seeking a Design Verification Engineer to join our... ...robust, high-performance, and silicon-ready. This role demands creativity... ...Develop and maintain UVM/SystemVerilog testbenches for high-performance...Work at officeRelocation packageShift workNight shift- Arrow Electronics in Austin, Texas is seeking a Design Verification Engineer with at least 6 years of experience in System Verilog HVL and C++/C, along with UVM expertise. This role involves the complete verification cycle including the development of test plans and conducting...Remote job
$115.6k - $173.4k
...highly motivated and skilled Hardware Verification Engineer to join our dynamic and fast‑paced... ...teams to ensure the highest quality of silicon products. The focus will be on... ...Develop and implement test benches using SystemVerilog and UVM. Design and execute verification...Work experience placementWork from home$122.44k - $232.19k
...manufacture advanced silicon solutions that power... ...Responsibilities Perform functional verification of mixed‑signal logic... ...Degree in Electrical Engineering, Computer Engineering... ...in VHDL/Verilog/SystemVerilog. Experience in... ...(preferably in OVM/UVM) and design debugging...Worldwide- ## ASIC Design Verification EngineerAustin,Texas,United StatesFind... ...Design Verification Engineer** **Austin, Texas****... .... Production silicon running inside live 5G... ...designing and building UVM environments from scratch... ...experience with SystemVerilog and UVM Proven ability...Temporary workWorldwide
$45k - $121k
...Job Title: Design Verification Engineer (Data Fabric Verification Engineer)... ...verification environments in SystemVerilog, including scripting using... ...components in SystemVerilog and UVM along with formal to... ...performance engineers, and post-silicon validation engineers to...Minimum wageLocal areaWipro
Austin, TX3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Silicon Verification Engineer: SystemVerilog & UVM Expert. Be the first to apply!
Related searches
- system validation engineer Austin, TX
- system verification engineer Austin, TX
- validation consultant Austin, TX
- verification engineer Austin, TX
- verification & validation engineer Austin, TX
- computer system validation engineer Austin, TX
- design verification engineer Austin, TX
- soc design verification engineer Austin, TX
- validation engineer Austin, TX
- validation specialist Austin, TX