CPU Physical Design (RTL Feasibility )
$140k - $250kNUVACORE
Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads. As physical design engineers focused on design feasibility you will focus on providing power, performance, and area feedback to the RTL team to ensure the design achieves all metrics and targets.
THE ROLE
As a CPU Physical Design (PD) Engineer, you will participate in the following :
-
Lead RTL/micro-architecture feasibility studies, providing actionable feedback to design teams.
-
Drive PPA outcomes for CPU units with a focus on timing closure and power optimization.
-
Collaborate cross-functionally with CPU unit owners, custom circuit designers, CAD, RTL/micro-architecture, and performance modeling teams.
-
Own the RTL intake process for the PD team, enforcing quality standards and ensuring design readiness before RTL handoff.
MINIMUM QUALIFICATIONS
-
Hold a BS or MS degree with 12+ years of experience (for Lead roles) or 5+ years of experience (for Individual Contributor roles) in CPU physical design.
-
Strong foundation in CPU micro-architecture (µArch) concepts and design principles.
-
Experience in CPU RTL feasibility, including RTL synthesis and floorplanning.
-
Deep expertise in timing analysis and timing ECO.
-
Proficiency with Synopsys or Cadence EDA tools for PD in CPU design context.
-
Demonstrated history of successful production tapeouts.
-
Track record of driving PPA optimization for CPU units through effective RTL feedback and cross-functional collaboration.
-
Comprehensive understanding of end-to-end physical design closure across all signoff domains.
-
Strong communication skills with the ability to build processes and infrastructure from ground up
REQUIREMENTS — PREFERRED
-
Experience with some CPU units as block ownership taking from RTL to GDS (Tapepout).
-
Proven track record in PPA optimization across CPU designs and EDA tooling
-
Deep expertise in Physical Design (PD) signoff methodologies, including Formal Equivalence Verification (FEV), Voltage & Clock LP (VCLP), EM/IR analysis, Static Timing Analysis (STA), Extraction (EXT), and associated sign-off flows
-
Proficiency in Python, Perl, and TCL for design automation and flow development.
-
Experience in using Agentic AI tools for productivity and automation.
$140,000 - $250,000 a year
\n$140k - $250k
...performance, low power CPU for next generation computer... ...specific custom circuit design team, you will enable... ...THE ROLE As a CPU Physical Design (PD) Engineer, you... ...Responsible for evaluating RTL and micro-Architecture designs, providing feasibility assessments and...SuggestedFull time$150.4k - $277.6k
...CPU Physical Design Engineer Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services,... ...you will drive or participate in the following: Drive RTL-to-GDS design convergence through logic synthesis and place-and...SuggestedRelocationApple
Santa Clara, CA4 days ago$100k
...have developed a high performance RISC-V CPU from scratch, and share a passion for AI and... .... Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise...SuggestedPermanent employmentFull timeRemote workTenstorrent
Santa Clara, CA21 days ago$100k
...have developed a high performance RISC-V CPU from scratch, and share a passion for AI... ...seniorities. Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and... ...technical leadership, enabling predictable RTL-to-GDS execution, strong PPA outcomes,...SuggestedFull timeRemote workTenstorrent
Santa Clara, CA11 days ago$272k - $431.25k
...We are seeking a senior CPU architect with deep experience designing high-performance, high-frequency server-class... ...power-performance optimization, and physical design. The successful candidate... ...understand how microarchitectural and RTL decisions translate into frequency,...SuggestedNVIDIA Gruppe
Santa Clara, CA1 day ago$140k - $250k
...building ground-up high performance, low-power CPU for next-generation compute workloads. As a member of our CPU physical design integration team, you'll drive end-to-end... ...custom circuit designers, CAD engineers, and RTL teams as essential. MINIMUM QUALIFICATIONS...Full time$50 - $70 per hour
...Physical Design Intern - CPU/AI Hardware Austin, Texas, United States; Santa Clara, California, United States Tenstorrent is leading the industry... ...decisions Explore and implement new flows, tools, or RTL experiments to optimize designs What You Will Learn...InternshipTenstorrent University
Santa Clara, CA2 days ago$213k - $287.5k
Annapurna Labs designs silicon and software that accelerates innovation. Customers... .... We’re looking for an ASIC Physical Design Engineer to help us trail-... ...job responsibilities- Work with RTL/logic designers to drive architectural feasibility studies, explore power-...Local areaFlexible hoursAmazon
Cupertino, CA14 hours ago$118.9k - $169k
...About the Role We are seeking a Physical Design Engineer to join our Silicon Design Automation... ...of custom IP and SoC designs from RTL through GDSII, supporting timing closure,... ...Experience implementing high-performance CPU, FPGA, AI accelerator, networking, or SoC...Local areaShift workAltera
San Jose, CA1 day ago$100k
...Physical Design Engineer Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing... ...have developed a high performance RISC-V CPU from scratch, and share a passion for AI... ...implementation techniques and close RTL collaboration. Strong problem solver...Tenstorrent
Santa Clara, CA2 days ago$133.2k - $192.8k
...Description: We are seeking an innovative Soft CPU Design Engineer to join our IP Engineering team... ...responsible for the micro-architecture, RTL design, and implementation of high-... ..., sex, national origin, ancestry, age, physical or mental disability, medical condition,...Full timeLocal areaFlexible hoursShift work$170k - $235k
...goal of enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At... ...constraint for those IPs and support the physical implementation team (synthesis, timing closure... ...optimization Experience with embedded CPU subsystems Experience with standard...Permanent employmentTemporary workWorldwideWeekend workSPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA1 day ago$140k - $200k
...ground-up, high-performance, low-power CPU for next-generation compute workloads... ...our CPU team, contributing to either Design Verification (DV) or RTL/micro-architecture design. You'll... ...verification teams. Collaborate with the physical design team to help meet timing,...Full timeInternship- ...Job Title: FPGA / RTL Design Engineer Location: San Jose, CA Job Description: FPGA/RTL Design Engineer to design, implement... ...:Work closely with architecture, verification, and physical design teams to deliver high-quality solutions. Minimum...
SWITS DIGITAL Private Limited
San Jose, CA1 day ago - ...Job Title: RTL Design Engineer Location: San Jose CA - onsite Position: Contract Role Overview: The RTL (Register... ...and prevent data corruption. Power & Timing: Work with physical design teams to meet power targets (using UPF) and timing constraints...Contract work
Lorven Technologies
San Jose, CA4 days ago - ...Overview: Job Title: Senior Physical Design Engineer Location: San Jose ,CA - Onsite Experience level: 8-10 years Candidate Roles and Responsibilities •Perform RTL to GDSII tasks such Synthesis, PnR, CTS, Statis Timing Analysis, Physical verification and...
r2 Technologies, Inc.
San Jose, CA18 hours ago - ...Title : Physical Design Engineer Duration: Full time Location: Mountain View C Job Description: We are looking for a... ...Electromigration & IR Drop) analysis and closure. • Collaborate with RTL, DFT, STA, and Signoff teams to ensure successful tapeout....Full time
Apolis
Santa Clara, CA1 day ago - ...Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers... ...are preferred.Key Responsibilities:Pre-layout STA for feasibility and timing constraint validationChip/block-level floorplanning...Local area
Affinity Executive Search
San Jose, CA1 day ago - ...ASIC RTL Design Engineer Our client is seeking a dedicated ASIC RTL Design Engineer to join their innovative team. As an ASIC RTL Design... ...synthesis, and timing closure activities. Collaborate with physical, software, and silicon bring-up teams to ensure seamless...Weekly payTemporary workFlexible hours
Experis
San Jose, CA3 days ago - ...Job Title: Physical Design Engineer Location: San Jose CA Contract We are seeking a Physical Design contractor with strong synthesis... ...floorplans using Cadence Innovus Collaborate closely with RTL teams to provide timely feedback on design quality,...Contract workFor contractors
Lorven Technologies
San Jose, CA3 days ago $150k - $170k
...Engineering Talent Acquisition Professional !!! Position: Sr. Physical Design Engineer (eInfochips Inc) Experience: 10+ years (Relevant) What... ...like DDR and PCIe. Collaborate cross-functionally with RTL, STA, DFT, verification, and packaging teams to ensure smooth...Full timeTemporary workWork at officeEinfochips
San Jose, CA18 hours ago- ...Position: Physical Design Engineer II (eInfochips Inc) Job Description: What You'll Be Doing: Execute synthesis, PNR, and STA for... ...schedules and design goals. Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff...Full timeTemporary workWork at officeLocal area
Arrow ECS
San Jose, CA4 days ago - ...Our client is seeking a dedicated ASIC RTL Design Engineer to join their innovative team. As an ASIC RTL Design Engineer, you will be... ...synthesis, and timing closure activities. Collaborate with physical, software, and silicon bring-up teams to ensure seamless integration...Weekly payTemporary workFlexible hours
Manpower Group Inc.
San Jose, CA3 days ago $184.7k - $324.8k
...opportunity for a forward‑thinking and unusually hardworking Physical Design Engineer. As a member of our wide‑ranging group, you will have... ...phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include...RelocationApple
Sunnyvale, CA3 days ago$230k - $280k
...ultra high-speed inference.About The RoleJoin our close-knit physical design team where you'll excel in synthesizing, placing, and routing... ...physical design and implementation, collaborating closely with the RTL team and integrating these blocks seamlessly into the full-...CEREBRAS SYSTEMS INC.
Sunnyvale, CA2 days ago- ...Execute RTL synthesis for complex ASIC and SoC designs using Cadence Genus. Optimize designs for power, performance, and area (PPA) throughout the synthesis and physical design flow. Develop and improve floorplans using Cadence Innovus, ensuring efficient utilization...
Terranova Talent Solutions
San Jose, CA3 days ago $121.9k - $195k
...you apply. Job Description: Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main... ...knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out. Responsibilities include, but are not...Local areaRemote work$2,000 per month
...history. Job Summary Etched is looking for exceptional Physical Design engineers to join our team. In this role, you will own block-level... ...PD flows, improve CAD infrastructure Collaborate with RTL Designers and provide Physical Design feedback to improve PPA...Work at officeRelocation packageEtched.ai, Inc.
San Jose, CA3 days ago- ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building... ...through final closure. The role involves working closely with RTL and other cross‑functional teams while shaping and improving the...Full timeH1bVisa sponsorshipRelocation package
Gyga Force Co
San Jose, CA18 hours ago - ...Silicon Technologies group, you’ll help design and manufacture our next-generation, high... ...engineering along with hands-on experience in physical design and large chip integration, being... ...implementing complete chip design from RTL to tapeout. Description Work...Temporary work
Apple
Santa Clara, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to CPU Physical Design (RTL Feasibility ). Be the first to apply!
