Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Verification Manager, TPU Compute

$256k - $278k

Google LLC

Share ASIC Design Verification Manager, TPU Compute

corporate_fare Google place Sunnyvale, CA, USA

info_outline X In most instances, this position requires in-person interviews as part of the hiring process.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience with verification, SystemVerilog, and UVM.
  • 3 years of experience in people management.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 12 years of experience with industry-standard tools, languages, and methodologies relevant to the development and verification of high-performance silicon.
  • Experience leading verification efforts of complex SoC projects, involving compute subsystems for AI/ML accelerators.
  • Experience mentoring junior engineers and establishing verification quality standards with excellent investigative and communication skills.
  • Proven record of managing verification planning for SoCs, from architecture definition to silicon bring-up.
  • Ability to influence cross-functional teams (architecture, design, power, emulation, software) to optimize verification efficiency and product quality.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As an ASIC Design Verification Manager for Google's TPU designs, you will lead a team and own the functional verification for key components by guiding the development of advanced infrastructure at the subchip, subsystem, and full-chip levels. This includes developing comprehensive test plans, writing diagnostic codes, and building monitors and checkers to ensure quality assurance.

Additionally, you will collaborate closely with front-end design, architecture, and performance teams. By analyzing coverage across multiple dimensions, you will guarantee architectural compliance, ensure functional correctness, and drive your team to meet critical performance goals.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We’re the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $256000 - $278000 (USD) + 20% bonus target + equity + benefitsLearn more about benefits at Google .

Responsibilities

  • Lead the functional verification team for significant portions of TPU Compute team, setting and communicating individual and team priorities that support organizational goals, providing regular feedback and coaching, and developing advanced functional verification infrastructure such as subchip, subsystem, and fullchip level environments.
  • Define and drive the execution of comprehensive verification strategies for complex compute subsystems, working with cross-functional design, architecture and power teams to achieve architectural compliance and alignment with performance and power goal.
  • Architect scalable, reusable verification environments and flows, driving the adoption of industry-leading methodologies to improve efficiency across the team.
  • Provide technical leadership and mentorship to junior engineers, drive code reviews, establish verification quality standards, and guide cross-functional efforts for silicon bring-up.
  • Partner with architects and design leads to influence micro-architectural decisions to improve verification throughput and overall quality.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

#J-18808-Ljbffr

Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the ASIC Design Verification Manager, TPU Compute in Sunnyvale, CA vacancy
  • $192k - $278k

     ...Share ASIC Design Verification Manager, Google Cloud corporate_fare Google place Sunnyvale, CA, USA...  ...'s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related...  ...an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology... 
    Suggested
    Worldwide

    Google LLC

    Sunnyvale, CA
    3 days ago
  • $192k - $278k

     ...Physical Design Technical Lead, ASIC, TPU Share Physical Design Technical Lead, ASIC, TPU corporate...  ...s degree in Electrical Engineering, Computer Engineering, Computer Science, or a...  ...Technical leadership experience managing execution schedules, mitigating risks... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...Google Sunnyvale, CA, USA is seeking a Power Design Manager to lead a team of power design engineers focused on ASIC power architecture and optimization for TPU systems. You will own complex projects from concept through execution, driving low-power RTL designs and cross... 
    Suggested

    Jobleads-US

    Sunnyvale, CA
    1 day ago
  • $256k - $278k

    Lead, mentor, and manage a team of RTL Design Engineers performing tasks...  ...IP development for Compute Cores.Provide technical...  ...teams (e.g., Verification, Design for Test, Physical...  ...experience with chip design, ASIC digital design, and...  ...drive cutting-edge TPU (Tensor Processing... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    10 hours ago
  • $174k - $352.5k

    ## Design Verification ManagerApplylocations: Sunnyvale, California, United...  ...We have the flexibility to manage our work and personal needs....  ...in Electrical Engineering, Computer Science, Computer Engineering...  ...industry experience in pre-silicon ASIC/SoC Design Verification.*... 
    Suggested
    Work experience placement
    Work at office
    Shift work

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  •  ...This is the first silicon and system designed from the ground up for AI and the increase...  ...Overview We are seeking a hands-on ASIC Design Verification Lead to own verification execution for...  ...work. This is not a people-manager-only role. The ideal candidate is a highly... 

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $192k - $278k

     ...Electrical Engineering, Computer Engineering, Computer...  ...in physical design, including custom structured...  ...Around architectures), managing the physical density and...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...your design and verification expertise to verify complex... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible...  ...Balancing equal parts people management and technical leadership, you...  ...-architecture, RTL design, verification strategy, debug, and infrastructure...  ...speed networking, AI/ML compute, image and video processing,... 
    Worldwide
    Relocation

    Apple

    Sunnyvale, CA
    1 day ago
  • $206.2k - $356.4k

     ...are searching for a dedicated engineering manager to join our exciting team of problem solvers.DescriptionAs an ASIC Design Manager, your responsibilities span various...  ...members of the IP Design, SOC Design, SOC Design Verification, Emulation, STA, and Physical Design teams-... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $267.8k - $401.7k

     ...California, United States Hardware AMS Design Verification team is looking for a DV leader to own...  ..., and representing outcomes to upper management. A strong technical foundation in...  ...Qualifications BS in Electrical Engineering, Computer Engineering, or related field and 20+... 
    Relocation
    Shift work

    Apple, Inc.

    Cupertino, CA
    1 day ago
  • $201.3k - $272.4k

     ...Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation. Customers choose...  ...technologies. We’re looking for a Physical Design Verification Manager to join our backend team. The ideal candidate will be responsible... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    20 hours ago
  • $256.05k - $361.48k

     ...Details The Role and Impact As a Design Verification Engineering Manager, you will lead a dynamic team of...  ...advanced technologies that power cloud computing, enterprise, AI, and edge solutions...  .... ~12+ years of experience in ASIC/SoC design and verification with a... 
    Local area
    Immediate start
    Shift work

    100 Intel Corporation

    Santa Clara, CA
    20 hours ago
  • $220k - $250k

     ...re looking for a seasoned RTL Design Tech Lead to drive micro-...  ...technical execution for complex ASIC/SoC programs. This role combines...  ...closely with: Design Verification (DV) Physical Design (PD)...  ...or Master’s in Electrical / Computer Engineering. ~10+ years of... 
    Work from home

    Bolt Graphics

    Sunnyvale, CA
    2 days ago
  • $192k - $278k

     ...Physical Design Lead, Static Timing Analysis Share...  ...Electrical Engineering, Computer Engineering, Computer...  ...to drive cutting‑edge TPU (Tensor Processing Unit...  ...leverage your design and verification expertise to verify complex...  ...integrated circuits (ASIC) using advanced... 
    Full time
    Worldwide

    Google LLC

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

     ...are looking for an experienced verification leader to help verify and...  ...reliability and safety of the design, from individual RTL blocks through...  ...system level. ~ Experience managing simulation flows on CPU based...  ...is building next-generation compute technology for cloud, edge,... 
    Flexible hours

    Velaura

    Santa Clara, CA
    1 day ago
  • $201.3k - $272.4k

    Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation. Customers choose...  ...technologies. We’re looking for a Physical Design Verification Manager to join our backend team. The ideal candidate will be responsible... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  •  ...NUVACORE is building a ground-up high performance, low-power CPU for next-generation compute workloads. As Design Verification Lead you will lead the team verifying functionality and correctness of the CPU design, and oversee pre-silicon verification as well as preparations... 

    NUVACORE

    Santa Clara, CA
    3 days ago
  • $140k - $250k

     ...up high performance, low-power CPU for next-generation compute workloads. As Design Verification Lead you will lead the team verifying functionality...  ...and other languages such as Perl or Python Experience managing and mentoring DV engineers REQUIREMENTS — PREFERRED Years... 

    NUVACORE

    Santa Clara, CA
    2 days ago
  •  ...cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify...  ...CPU core-level testbench development and verification, shaping how our out-of-order RISC-V...  ...development, or closely related digital design. You have deep hands-on experience building... 
    Permanent employment
    Contract work
    For contractors
    For subcontractor
    Work at office

    Jobleads-US

    Santa Clara, CA
    2 days ago
  • $175.5k - $311.7k

     ...and dynamic schedule?The Custom Silicon Management Group provides critical custom silicon...  ...technologies!We are looking for a remarkable Design Verification Lead to work with multi-functional...  ...QualificationsAdvanced knowledge of ASIC architecture, design, and verification... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $116k - $216k

     ...signal semiconductors for high-end consumer, enterprise computing, communications, and industrial equipment. As our future...  ...automotive (ITA) control applications. Job Summary: The Design Verification (DV) Manager is responsible for leading a verification team, developing... 
    Work at office
    Remote work

    Sierra Wireless

    San Jose, CA
    5 days ago
  • $219k - $351k

     ...leader whose innovative designs are pushing the...  ...that is creating new computing system architectures needed...  ...as a Director, Design Verification. You’ll focus on enhancement...  ...of SoCs. You will manage a highly capable team...  ...working experience in ASIC verification preferred... 
    Work experience placement
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  •  ...Physical Design (PnR) Lead Location: Sunnyvale,...  ...implementation of our mixed-signal ASIC, from synthesis...  ...integrity, physical verification and logical...  ...direct a PnR engineer, and manage contract support during...  ...BS in Electrical or Computer Engineering (MS preferred... 
    Contract work
    For contractors

    Avicena

    Sunnyvale, CA
    3 days ago
  •  ...Normal Computing | Build with Us Normal is an applied...  ...As the Physical Design Lead at Normal, you will...  ...intersection of custom ASIC design and our hardware...  ...analysis (STA), and physical verification (DRC/LVS) to achieve...  ...tapeout checklists, manage final stream-out... 

    Normal Computing Corp.

    Mountain View, CA
    20 hours ago
  • $162k - $289k

     ...Change the world. Love your job. Texas Instruments is seeking a Design Verification Manager. In this role, you will direct and guide the activities of a design verification function. You may also evaluate final results of research and development projects to assure... 
    Local area

    Null Corporation

    Santa Clara, CA
    1 day ago
  • $186.9k - $267.7k

     ...Because full product development—from design to qualification to production—is...  ...solving.Collaborate with the verification team to address design bugs and close...  ...’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    20 hours ago
  • $175.5k - $311.7k

     ...groundbreaking technologies.The Custom Silicon Management Group provides critical custom silicon...  ...applicants for our Display Digital Design lead role to work with multi-functional...  ...in architecture, implementation, verification, emulation and validation of custom silicon... 
    Relocation

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $167k - $275k

     ...providing a unique combination of design, development, and fabrication...  ..., visit of Role:The Senior Manager / Deputy Director, Processor...  ...development, integration, verification closure support, and successful...  ...in Electronics Engineering, Computer Engineering, Electrical... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    3 days ago
  • $134.38k - $230.13k

     ...technical leadership for teams across Coherent global sites.Plan & manage evaluation of prototype silicon in close collaboration with the...  ...of related professional experience.Hands-on experience with design of RFIC's 20GHz, 100GHz + is a plus.Familiar with wired or optical... 

    Coherent

    Santa Clara, CA
    20 hours ago
  • $186.9k - $267.7k

     ...long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks and...  ...ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our substrates use the latest... 
    Full time
    Temporary work
    Work at office
    Local area
    Remote work
    Flexible hours

    Cisco

    San Jose, CA
    20 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Verification Manager, TPU Compute. Be the first to apply!