Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

EDA Workflow Optimization Engineer

$152k - $241.5k

NVIDIA

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.NVIDIA reinvented itself over two decades, inventing the GPU in 1999 to reshape PC gaming and modern computer graphics. As an engineer in our EDA Workflow Optimization team, you will partner closely with our engineering teams worldwide. You will understand workflows covering the full chip design process from inception through study, architecture, design, verification, emulation, layout, packaging, power-on and production. You will then guide teams to improve, and sometimes re-invent those flows. You will enable our engineers to have the best tools on the planet to make the most innovative chips in the world. You will perform investigations to understand flaws and opportunities, construct metrics to continuously measure performance of our flows and services, and other infrastructure. You will work with your team of EDA and software experts to build new infrastructure in an agile, production software environment. You will continuously innovate and enhance scalable, reliable, high performance systems and tools to enable the next generation of chips!What you’ll be doing:Work in a diverse team performing fast paced investigations to empower our engineers to develop at the speed of light.Participate in the full life-cycle of tool development, test, and deployment.Work closely with other team members and chip engineers to understand and optimize how workflows use the compute and storage environments.Build metrics that are reliable and easy to use by hundreds of engineers around the world.Continuously improve our chip development process.Directly contribute to the overall quality and time to market for our next generation chips.What we need to see:Strong experience investigating and debugging complex, multi-discipline problems in a UNIX engineering environment.Hands-on experience with architectural decisions in technologies (storage, networking, compute) our chip engineers depend on.Experience with ASIC, VLSI, CAD/EDA or mixed signal design workflow environments.Hands-on experience with EDA tools.Experienced in UNIX Systems programming and automation using Python and/or Shell.Authoritative level usage of UNIX and UNIX utilities.Excellent planning and communication skills.Experience in applying data analysis principles and influencing data-driven decisions.Flexibility/adaptability working in a dynamic environment with changing requirements.BS in Computer Science or equivalent experience; MS (preferred).5+yrs of relevant experience.Ways to stand out from the crowd:Experience with job schedulers (in particular IBM Spectrum LSF and/or SLURM).Hands-on experience running GPU-based workloads in a batch computing environment and a deep understanding of distributed system principles.Strong programming and debugging skills with C/C++, Python, and Perl on UNIX.A passion for improving engineering productivity and efficiency via data-driven philosophy.#LI-HybridYour base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 152,000 USD - 241,500 USD for Level 3, and 184,000 USD - 287,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until April 26, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, MA, Westford; US, TX, Austin; US, NC, DurhamType: Full time

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the EDA Workflow Optimization Engineer in Santa Clara, CA vacancy
  • $152.4k - $221.8k

     ...highly skilled and experienced Senior EDA Tools Support Engineer to join our team. In this role, you...  ...for maintaining, troubleshooting, and optimizing the Electronic Design Automation (EDA...  ...on schematic capture and PCB layout workflows, with a broad understanding of EDA tools... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Local area
    Remote work
    Flexible hours
    Weekend work

    CISCO Systems

    San Jose, CA
    4 days ago
  • $117.62k - $227.27k

     ...seasoned Silicon Design Automation Engineer with proficiency in Design...  ..., Flows, Methodology) and EDA tools support for Intel's PDK...  ...methods into existing design workflows, ensuring seamless adoption and...  ...in physical design, optimization, and tools flows and methodology... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $173.66k - $330.34k

     ...Life at Intel Intel is seeking a Senior EDA Software Engineer for the Silicon Chassis team. In this...  ...joining alongside you. AI-assisted workflows are part of everyday development here...  ...Power, Performance, and Area (PPA) optimization loops by building automation and analysis... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $110k - $145k

     ...closely with design teams and CAD/EDA stakeholders to identify workflow bottlenecks across the chip development...  ...areas such as STA, DRC/LVS, ECO optimization, and debug accelerationIntegrate...  ...:BS or MS in Electrical Engineering, Computer Science, or equivalent industry... 
    Suggested

    Omnivision Technologies

    Santa Clara, CA
    3 days ago
  • $152k - $241.5k

    As an EDA License Engineer at NVIDIA, you will play a crucial role in managing and optimizing our engineering software licenses. This position offers an outstanding opportunity...  ...medium-sized projects to improve licensing workflows, tooling, or operational scalability.... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $141.91k - $269.1k

     ...Description: The Role and ImpactJoin Intel's world-class team as an EDA Tools Hardware Engineer, where you will play a pivotal role in shaping the future...  ...work will enhance the efficiency of design processes and optimize power, performance, and technology node advancements. As... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...looking for a Senior Power Architecture & Optimization Engineer to push the limits of energy efficiency...  ...and data analytics, ideally applied to EDA, architecture, or system‑level...  ...—especially for EDA/power/architecture workflows.Excellent communication and collaboration... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • NVIDIA is seeking an EDA License Engineer to manage and optimize engineering software licenses. This role involves operating FlexLM/FLEXnet EDA license servers, troubleshooting license issues, and collaborating with cross-functional teams. You will need a Bachelor's degree... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $184k - $287.5k

    We're now looking for a Sr. Inference Engineer, for GPU Kernel Optimization! What does it take to push every LLM inference operation to its performance...  ..., automated optimization, or multi-step reasoning workflows.Strong Python and C++ skills with proven software engineering... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $196k - $310.5k

     ...We are seeking an Applied AI Engineer to lead end-to-end solution development...  ...and constraint analysis workflows. You will be part of a cross-...  ...multi-corner, multi-mode optimization and constraint debugging....  ...solution development, ideally for EDA, semiconductor, or complex... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...experienced Lead Test Development Engineer to join the Hardware...  ...teams to enhance test coverage, optimize test time, and deliver solutions...  ...DFT and test infrastructure workflows.Cross-Functional...  ...Siemens Tessent, and similar DFT EDA tools.Demonstrate proficiency... 

    Achronix Semiconductor Corporation

    Santa Clara, CA
    2 days ago
  •  ...and ships high‑impact systems, mentors engineering teams, and helps define long‑term technical...  ...tools, including AI‑assisted coding workflows. Define organization‑wide architectures...  ...datasets. Experience designing and optimizing distributed query engines and low‑latency... 
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting...  ...to craft production-grade EDA tooling that operates at the bleeding...  ...different stages in the production flow.Optimize the daily workflows of the world's top package designers.... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $173.66k - $284.58k

     ...technologies and cutting-edge products to the market. As an EDA Tools Software Engineer, you will play a pivotal role in designing,...  ...specifications and requirements and implement optimal solutions.Automate workflows to enhance efficiency, accuracy, and deployment across... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $173.66k - $330.34k

     ...domain experts across various areas of Technology Development, EDA vendors and product design teams (internal to Intel and external...  ...deliver quality solutions.Lead and develop a high-performing engineering team by setting priorities, driving execution across organizational... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $128.88k - $245.16k

     ...Physical Verification Application Engineer provides specialized...  ...design teams, IP providers, and EDA vendors on physical and layout...  ...technologiesVerification Methodology LeadershipLead optimization of physical verification...  ...streamline customer design workflows and enhance verification... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $200k - $240k

     ...driven, experienced, and innovative modeling, simulation, and optimization engineers to join our Concept Development team and architect the...  ...Develop Archer’s multi-disciplinary optimization (MDO) engine, workflows, and high performance computing resources for aircraft... 
    Currently hiring
    Local area

    Archer Aviation

    San Jose, CA
    1 day ago
  •  ...experienced Board Design & Field Systems Engineer to support new product development,...  ...architecture.Collaborate on PCB layout, SI/PI optimization, and design reviews to ensure robust and...  ...complex hardware issues.Proficiency in EDA tools (Cadence Allegro / OrCAD ).Strong... 

    AMD

    San Jose, CA
    4 days ago
  •  ...AMD is looking for a specialized Sr. Staff or Principal level engineer who is passionate about enabling innovative and efficient...  ...opportunity to shape the future of AI model training and inference optimizations across a variety of applications.Talented Team: Join a team... 

    AMD

    San Jose, CA
    2 days ago
  • $97.7k - $182.62k

     ...message the job poster from Capgemini Engineering About the Job You're Considering Join...  ...C-shell scripting for automation and workflow optimization. Hands-on experience verifying SoCs with...  ...Familiarity with Synopsys and Cadence EDA tools (e.g., NCVerilog, NCSIM, Simvision... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    21 hours ago
  • $138.8k - $190.85k

     ...visit: .Job SummaryThe MEMS Test Production Engineer is responsible for ensuring smooth,...  ...resolve technical issues and continuously optimize production performance.Responsibilities:...  ...initiatives.Maintain and enhance MES workflows to ensure accurate, efficient, and reliable... 

    SiTime

    Santa Clara, CA
    2 days ago
  • $90k - $110k

     ...seek talented, passionate, and committed engineers, technologists, and business leaders to...  ...candidate will implement lean tools to optimize operations, isolate issues, and collaborate...  ...(5S, VSM, Kanban, SMED) to optimize workflows, reduce cycle times, and enhance efficiency... 
    Work experience placement
    Worldwide
    Flexible hours

    Super Micro Computer

    San Jose, CA
    1 day ago
  •  ...Jose, California, United StatesProducts - Engineering /Fulltime /HybridWe are seeking an...  ...and accessible interfaces. Develop and optimize backend services and APIs (REST, GraphQL...  ...with ML engineers and scientists. Manage workflow orchestration with DAGs and asynchronous... 
    Full time

    Extreme Networks, Inc.

    San Jose, CA
    17 hours ago
  • $176k - $298k

     ...faster than ever.As a Staff/Principal Design Engineer in the NVE Design Engineering...  ...Proficiency in circuit verification and optimization, layout planning, parasitic extractions...  ...libraries, or frameworks that collaborate with EDA tools for simulation control, data extraction... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $152k - $241.5k

     ...and experienced HPC Cluster Engineer to design, deploy, and operate GPU Compute Clusters for EDA (Electronic Design Automation...  ...including performance analysis and optimizations.Conduct root cause analysis...  ...experience with AI/HPC workflows that use MPI and NCCL.Proficient... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...Facility Telemetry & Controls Management Engineer is a critical technical role...  ...Define alarm thresholds and escalation workflows for critical facility events including...  ...power and cooling systems, including PUE optimization, thermal management, and redundancy architectures... 
    For subcontractor
    Work at office
    Local area
    Remote work
    Flexible hours

    Lambda Labs

    San Jose, CA
    4 days ago
  • $114.6k - $234.6k

     ...highly motivated Principal Data Automation Engineer to help accelerate the digital...  ...models that improve forecasting, inventory optimization, supply planning, logistics execution,...  ...predictive analytics, and intelligent workflows.Build reusable automation frameworks and... 
    Temporary work
    Flexible hours

    Oracle Corporation

    Santa Clara, CA
    1 day ago
  • $184k - $287.5k

     ...best work. Come join the team and see how you can make a lasting impact on the worldWe are looking for an experienced Compiler Optimization Engineer for an exciting role in our Compute Compiler Team. We deliver features and improvements to CUDA and other compute compilers... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $170k - $290k

     ...critical to transforming memory design workflows using AI and automation. You will partner...  ...iteration reductionEnable AI-assisted optimization of floorplanning, placement, routing,...  ...Qualifications:Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $127.63k - $191.2k

     ...CAD member of Marvell Central Engineering, you will play a leading role...  ...'s methodology and workflow.What You Can ExpectDevelop and...  ...Infrastructure teams to ensure optimal flow integration within the larger...  ...track product requirements and EDA tool development.Display... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to EDA Workflow Optimization Engineer. Be the first to apply!