Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL & SoC Design Lead — Full-Chip Tape-Out Expert

InterSources Inc

A leading technology company located in California is seeking a skilled engineer with strong hands-on experience in RTL design and micro-architecture. The ideal candidate will have proven experience with full-chip integration, deep knowledge of synthesis, and the ability to lead tape-out processes. A collaborative mindset and the ability to drive execution in fast-moving environments are essential for this role. This position offers an opportunity to work cross-functionally with various teams to achieve design goals. #J-18808-Ljbffr InterSources Inc

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the RTL & SoC Design Lead — Full-Chip Tape-Out Expert in Saratoga, CA vacancy
  •  ...hardware startup is seeking an ASIC Chip Design Lead to drive chip design...  ...from micro-architecture through full-chip integration. This technical role requires hands-on RTL development, managing cross-...  ...record of successful full-chip tape-outs, making impactful... 
    Suggested

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $250k - $280k

    A Silicon Valley hardware startup is seeking a hands-on ASIC Chip Design Lead to manage chip design execution from micro-architecture through...  ...integration and timing signoff. This role requires expertise in RTL design and the ability to lead across design teams in a fast-... 
    Suggested

    Eridu

    Saratoga, CA
    4 days ago
  • $250k - $280k

     ...been widely validated by leading hyperscalers. Eridu has...  ...a hands-on ASIC Chip Design Lead to own chip design...  ...micro-architecture through full-chip integration and timing...  ...will personally drive RTL and micro-architecture...  ...who has taken chips to tape-out, understands what... 
    Suggested
    Full time

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • Strong hands-on experience with RTL design and micro-architecture Proven experience with full-chip integration and timing closure Led at least one full-chip tape-out within the last 3 years, with direct responsibility for design signoff and PD handoff Deep understanding... 
    Suggested
    Full time

    InterSources Inc

    Saratoga, CA
    1 day ago
  •  ...SoC - Chiplet Design Lead Tenstorrent is leading the industry on cutting-edge AI technology...  ...development of advanced System-on-Chip (Soc) architectures targeting AI,...  ...concept and architecture through RTL, verification, and tape-out—while ensuring design excellence and... 
    Suggested
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $220k - $250k

     ...We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture,...  ...execution for complex ASIC/SoC programs. This role combines...  ...design for major subsystems or full‑chip blocks. Define micro‑...  ...experience in ASIC/SoC RTL design. Expert‑level proficiency in:... 
    Work from home

    Bolt Graphics

    Sunnyvale, CA
    3 days ago
  •  ...Description This is a full-time, on-site role...  ...Manager (ASIC/SoC Design) located in San Jose...  ...engineering teams. You will lead complex SoC (System-on-Chip) development...  ...Final GDSII delivery (Tape-out) and mass production...  ...projects, including RTL design, DFT, Synthesis... 
    Full time
    Local area

    CoAsia SEMI USA

    San Jose, CA
    16 hours ago
  • A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  • $220.92k - $311.89k

    ## Director, SoC Design EngineeringApplylocations...  ...type: Full timeposted on: Posted...  ...Engineering, to lead the functional...  ...-edge system-on-chip (SoC) designs. In...  ...trusted domain expert, you will directly...  ...SoC architects, RTL designers, and...  ...vacation. Find out more about the benefits... 
    Work experience placement
    Local area
    Worldwide
    Shift work
    Night shift

    Intel Corporation

    Santa Clara, CA
    3 days ago
  •  ...cars to learning machines. We lead in chip design, verification, and IP...  ...experienced IC physical design expert, with strong leadership in digital...  ...end, analog, PM/PEMs. Drive RTL, design partitioning, timing...  ...timing analysis. Must Have- SOC Physical Desing Engineer with... 
    Local area
    Remote work

    Synopsys, Inc.

    Sunnyvale, CA
    16 hours ago
  • Synopsys is seeking an experienced ASIC Digital Design Manager in Sunnyvale, California. You will lead a team focused on USB digital design and architecture, overseeing RTL design execution and mentoring engineers. Ideal candidates have 12+ years of experience with strong... 

    Synopsys

    Sunnyvale, CA
    3 days ago
  • GlobalFoundries is seeking a Senior Principal IP Design Engineer in Santa Clara to lead and own RTL development for efficient, low-power CPU cores. You will drive multiple micro-architecture strategies, ensuring performance and area optimizations while assisting in functional... 

    GlobalFoundries

    Santa Clara, CA
    1 day ago
  • $190.61k - $361.48k

    Intel Corporation is looking for a highly experienced technical leader to join their AI SoC organization in Santa Clara. This role involves owning the architecture and end-to-end design of complex SoC subsystems, requiring deep expertise in SoC and microarchitecture. The... 

    Intel Corporation

    Santa Clara, CA
    4 days ago
  • $250k - $280k

    A semiconductor startup in Sunnyvale is seeking a Principal Design Verification Engineer to lead a team in the verification of complex IPs and SoCs. The ideal candidate should have 12 to 15 years of experience in ASIC design verification, expertise in SystemVerilog and... 

    Bolt Graphics

    Sunnyvale, CA
    3 days ago
  •  ...welcome highly talented Physical Design Architects and Chip Leads to join our Cadence...  ...intelligence verticals. As an expert Physical Design Architect,...  ...to deliver differentiated RTL-to-GDS services in advanced...  ..., driving complex customer SoC projects from RTL or... 

    Cadence Design Systems

    San Jose, CA
    16 hours ago
  •  ...Beauty Brand Expert Macy's is more than just a store. We're a story...  ...the customer experience, and leading with passion, expertise, and...  ...individual and store results. Full-time colleagues are typically...  ...to outfit our customers, or designing a balloon for the Thanksgiving... 
    Full time
    Part time
    Seasonal work
    Flexible hours
    Afternoon shift

    Macy's

    Santa Clara, CA
    3 days ago
  • $198k - $273k

     ...Career As a Domain Consultant for SOC Transformation you will be the expert for our Cortex portfolio, a Next-Gen...  ...imperatives. You evangelize our industry leading solutions in Security Intelligence...  ...posture Document High-Level Design and Key Use Cases to ensure proper... 
    Remote job
    Visa sponsorship
    Work visa

    Palo Alto Networks, Inc.

    Santa Clara, CA
    1 day ago
  • $57k - $70k

    ## Sleep Expert - SalesApplylocations: San Jose, California: Cupertino, California: Morgan Hill, Californiatime type: Full timeposted on: Posted Todaytime left to apply: End Date: June 30, 2...  ...EOE/Vet/DisabilityNow don't fall asleep out there. The sooner that we receive your... 
    Local area

    Mattress Firm Inc.

    Cupertino, CA
    16 hours ago
  • $196k - $310.5k

     ...looking for a Digital Design Manager role? As a...  ...group, you'll lead a team working on NVIDIA...  ...in sophisticated SoCs. You'll collaborate...  ...developing mixed-signal chips Supervise the...  ...for successful chip tape‑outs Drive silicon bring...  ...circuit modeling in RTL for mixed-signal... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $192k - $278k

    Physical Design Technical Lead, ASIC, TPU corporate_fare Google place Sunnyvale, CA, USA Apply Bachelor...  ...with physical design and leading full-chip or massively intricate subchip implementation...  .... Manage the full design cycle from RTL to GDSII, including critical sign-off closures... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • ML HW-SW Co-Design Software Tech Lead Manager (TLM) Mountain View, California...  ...for a deeply technical expert who will also lead a...  ...when ideas don’t work out and willing to “plug in...  ...discipline (e.g., RTL, PD, DV) and familiarity with the full ASIC flow. #J-18808-Ljbffr... 
    Flexible hours

    Google DeepMind

    Mountain View, CA
    2 days ago
  • $138k - $198k

     ...focusing on AI/ML hardware acceleration, particularly in TPU technology. The successful candidate will have a strong background in ASIC RTL design and responsibilities include creating micro-architecture specifications and developing SystemVerilog RTL for specific products.... 

    Google

    Sunnyvale, CA
    2 days ago
  • $181.1k - $318.4k

    A leading technology company in Sunnyvale seeks a skilled professional for RF transceiver architecture and design. The role involves developing specifications, collaborating with cross-functional teams, and ensuring robust system performance. Candidates should possess a... 

    Apple Inc.

    Sunnyvale, CA
    16 hours ago
  • $183k - $389.5k

     ...company in Sunnyvale is looking for an experienced Distinguished Technologist, ASIC Design Architect. The role involves owning complex ASIC delivery, defining architecture, and leading engineering teams. Ideal candidates should have 15+ years in ASIC design and strong... 

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  • $114k

     ...functional organization leading PG&E’s Propel program,...  ...modernization initiative designed to unlock customer...  ...and maximize the use of out-of-the-box proven technology...  ...The IT Vendor Manager, Expert will play a pivotal...  ...PG&E is providing the full salary/pay range for this... 
    Contract work
    Work at office
    Local area
    Remote work

    PG&E Corporation

    Cupertino, CA
    2 days ago
  • $198k - $272.5k

    Waveguide Design Engineer page is loaded## Waveguide Design Engineerlocations...  ...: Santa Clara,CAtime type: Full timeposted on: Posted Todayjob...  ...produce virtually every new chip and advanced display in the...  ...every day in a supportive leading global company. Visit our Careers... 
    Full time
    Relocation

    Applied Materials, Inc.

    Santa Clara, CA
    3 days ago
  • Apple Inc. in Cupertino seeks a Senior Design Engineer / Prototyper to drive the design vision for high-impact projects. Responsibilities include leading the full design process, partnering with engineering teams, and producing prototypes. The ideal candidate will have... 

    Apple Inc.

    Cupertino, CA
    4 days ago
  • $18k

     ...candidate's actual incentive earnings vary based on performance and full-time status. All employees at T-Mobile, are guaranteed to earn $2...  ...programs! To learn about T-Mobile's amazing benefits, check out . Never stop growing! As part of the T-Mobile team, you... 
    Hourly pay
    Full time
    Temporary work
    Part time
    Local area
    Flexible hours

    T-Mobile

    San Jose, CA
    4 days ago
  • $20 - $35.19 per hour

     ...ensure our benefits evolve to meet the needs of our team members. Full and part-time employees have access to the same benefits when...  ...transit programs! To learn about T-Mobile's amazing benefits, check out . Never stop growing! As part of the T-Mobile team, you know... 
    Full time
    Temporary work
    Part time
    Work experience placement
    Local area
    Flexible hours

    T-Mobile

    San Jose, CA
    3 days ago
  • $210k - $240k

     ...we deliver industry-leading solutions that...  ...Electrical Cables(AECs) all designed for maximum...  ...responsible for driving chip development from...  ...ensure successful tape-outs and work closely with...  ...micro-architecture, RTL design,...  ...bonus, equity and a full range of medical and... 

    Credo Semiconductor, Inc.

    San Jose, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL & SoC Design Lead — Full-Chip Tape-Out Expert. Be the first to apply!