Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Package Design Engineer

Renesas Electronics

Job Description

Job Description

Company Description

At Renesas Electronics, we are a global leader in microcontrollers, analog, power, and SoC products, delivering trusted embedded design innovation that shapes the way we live, work, and connect.

As a cornerstone of our Semiconductor Power Product Group, our packaging technology is where cutting-edge silicon meets real-world application. As the industry pivots toward AI/ML hardware, high-performance computing, automotive innovation, and advanced power architectures (including SiC and GaN), semiconductor packaging has evolved from a protective enclosure into a primary driver of system performance. Joining Renesas means you will be at the forefront of this evolution, designing the advanced packaging solutions that empower the next generation of global technology.

Job Description

We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next-generation packaging solutions for high-performance semiconductors and electronic products. This role will focus on advanced package architectures, assembly processes, thermal and mechanical reliability, and cross-functional collaboration with design, manufacturing, suppliers, and quality teams. The ideal candidate has deep expertise in semiconductor packaging technologies and a strong track record of bringing complex products from concept through qualification and high-volume production.

Responsibilities

  • Lead the design, development, and qualification of advanced semiconductor packaging solutions, including:
    • Flip-chip, Chip Embedding
    • Wafer-level packaging (WLP/FOWLP)
    • Panel-level packaging (laminate, molding)
    • 2.5D/3D packaging
    • System-in-package (SiP)
    • Ball grid array (BGA/CSP)
  • Define package architecture based on electrical, thermal, mechanical, reliability, and cost requirements.
  • Drive package technology selection and development for new product introductions.
  • Work closely with IC design, substrate, board, thermal, reliability, and manufacturing teams to ensure package compatibility and performance.
  • Oversee package layout reviews, stack-up definition, material selection, and interconnect strategy.
  • Perform and guide simulations and analysis related to:
    • Signal integrity / power integrity
    • Thermal performance
    • Mechanical stress / warpage
    • Design for manufacturability (DFM)
  • Develop assembly flows and process requirements for OSATs and manufacturing partners.
  • Lead package qualification activities, including DOE planning, failure analysis, and reliability testing.
  • Resolve packaging-related issues during NPI prototype builds, qualification, and production ramp.
  • Collaborate with suppliers and internal/external manufacturing partners on process improvements, material evaluation, and yield optimization.
  • Create and maintain package specifications, design rules, process documentation, and technical reports.
  • Mentor junior engineers and provide technical leadership across packaging initiatives.
Qualifications

Required

  • MSc or PhD degree in Electrical Engineering, Materials Science, Mechanical Engineering, Chemical Engineering, or related field.
  • 5+ years of experience in semiconductor packaging or advanced electronics packaging.
  • Strong knowledge of advanced packaging technologies, materials, and assembly processes.
  • Experience with package reliability testing and qualification standards.
  • Deep understanding of thermal, mechanical, and electrical interactions in package design.
  • Experience working with OSATs, substrate vendors, assembly houses, and semiconductor supply chains.
  • Ability to troubleshoot packaging failures and drive root cause/corrective action.
  • Strong project leadership and cross-functional communication skills.

Preferred

  • Master’s or PhD in a relevant engineering discipline.
  • Experience with power semiconductor devices and packaging including Si/SiC/GaN MOSFETS, Power Modules, Intelligent Power modules and their applications in consumer and industrial, automotive, performance computing.computing, AI/ML hardware or mobile products.
  • Hands-on experience with tools for package design and simulation such as:
    • Cadence Allegro Package Designer
    • Solid works
    • ANSYS
    • COMSOL
    • JMP / Minitab
  • Knowledge of JEDEC standards, IPC standards, and semiconductor qualification methods.
  • Experience in W2W, D2W, D2D 3D heterogeneous integration and chiplet-based packaging.

Additional Information

The base salary range listed represents the good faith estimate of the hourly wage or salary range that the company reasonably expects to pay for this position at the time of hire. Actual compensation decisions are based on a variety of factors, including but not limited to geographic location, relevant experience, skillset, and internal equity.

Additional Rewards:

  • Short-Term Incentive (STI): This position is eligible to participate in the company's annual short-term incentive/bonus program, subject to company performance and individual achievements.
  • Long-Term Incentive (LTI): This role is eligible for a new-hire equity grant under the company's long-term incentive guidelines, subject to board approval and standard vesting schedules.

Renesas is an embedded semiconductor solution provider driven by its Purpose ‘ To Make Our Lives Easier .’ As the industry’s leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded Processing, Analog & Connectivity, and Power.

With a diverse team of over 22,000 professionals in more than 30 countries, we continue to expand our boundaries to offer enhanced user experiences through digitalization and usher into a new era of innovation. We design and develop sustainable, power-efficient solutions today that help people and communities thrive tomorrow, ‘ To Make Our Lives Easier .’     

At Renesas, you can: 
  • Launch and advance your career in technical and business roles across four Product Groups and various corporate functions. You will have the opportunities to explore our hardware and software capabilities and try new things.  
  • Make a real impact by developing innovative products and solutions to meet our global customers' evolving needs and help make people’s lives easier, safe and secure. 
  • Maximize your performance and wellbeing in our flexible and inclusive work environment. Our people-first culture and global support system, including the remote work option and Employee Resource Groups, will help you excel from the first day.    

Are you ready to own your success and make your mark?  

Join Renesas. Shape Your Future with Us .  

Renesas Electronics is an equal opportunity and affirmative action employer, committed to celebrating diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by federal, state or local law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Principal Package Design Engineer in San Jose, CA vacancy
  •  ...We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next‑generation packaging solutions for high‑...  ...mechanical reliability, and cross‑functional collaboration with design, manufacturing, suppliers, and quality teams. The ideal... 
    Principal
    Hourly pay
    Temporary work
    Local area

    Renesas

    San Jose, CA
    3 days ago
  •  ...Job Overview The Medical Device Packaging Design Engineer leads the design, development, verification, and launch of next‑generation mechanical packaging systems for sterile and non‑sterile medical devices such as surgical instruments, disposables, and electromechanical... 
    Suggested
    For subcontractor
    Shift work

    Intuitive Surgical

    Sunnyvale, CA
    3 days ago
  • $144k - $209k

    Google is seeking a Packaging Design Engineer in Sunnyvale, California, to innovate packaging solutions for cutting-edge products. This role requires ownership of the entire packaging development lifecycle, from initial concept to mass production. You will collaborate with... 
    Suggested

    Google

    Sunnyvale, CA
    2 days ago
  •  ...Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range...  ...company. We offer an impressive benefit package and career development opportunities. If...  ...Interact with Product Lines, Product Engineers and Silicon Designers in US and overseas... 
    Principal
    Local area
    Overseas

    Alpha & Omega Semiconductor

    Sunnyvale, CA
    2 days ago
  • The Medical Device Packaging Design Engineer is a critical engineering role responsible for the design, development, verification, and launch of next-generation mechanical packaging systems for sterile and non-sterile medical devices such as surgical instruments, disposables... 
    Suggested
    For subcontractor
    Local area

    Intuitive

    Sunnyvale, CA
    3 days ago
  • $150k - $250k

     ...Senior-Principal SerDes Design Engineer roles Locations : Irvine, CA or San Jose, CA About the job We are looking for a SerDes Lead Designer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI. Candidate... 
    Principal

    Celero Communications, Inc.

    San Jose, CA
    2 days ago
  •  ...Intuitive is searching for a Medical Device Packaging Design Engineer to design and develop next-generation mechanical packaging systems for medical devices. This role demands deep technical expertise and collaboration across teams to ensure that products meet stringent... 

    Intuitive

    Sunnyvale, CA
    1 day ago
  • $163k - $237k

    Google Inc. in Sunnyvale, CA is seeking an Integrated Circuit Package Design Engineer to develop package designs for machine learning high-performance computers. You will coordinate with thermal, mechanical, and chip design teams to produce cutting-edge hardware solutions... 

    Google Inc.

    Sunnyvale, CA
    5 days ago
  • $144k - $209k

    Google Inc. in Sunnyvale is seeking a Packaging Design Engineer to lead the development of innovative packaging solutions for high-value hardware. This role involves collaborating with diverse teams to ensure designs are efficient, sustainable, and meet stringent safety... 

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $144k - $209k

     ..._fare Google place Sunnyvale, CA, USA Bachelor's degree in Packaging Engineering, Mechanical Engineering, Industrial Engineering, a related engineering...  ...of experience in hardware product packaging and structural design. Preferred qualifications: 8 years of experience in... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $160k - $210k

     ...Taara here. About the Role The successful candidate will design and implement packaging solutions for micro-optic assemblies of Si photonic and...  ...makes this happen. What you should have M.S. in Electrical Engineering, Applied Physics or related field Five (5) or more years... 
    Full time

    Taara

    Sunnyvale, CA
    4 days ago
  • $185k - $230k

     ...Principal Package Thermal & Mechanical Engineer San Jose, California, United States Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through...  ...architecture, material selection, and reliability design. You will partner closely with package design, SIPI,... 
    Principal
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  • d-Matrix in Santa Clara, CA is seeking a skilled Digital Design Engineer. This role involves the micro-architecture design and development of AI sub-system modules, ensuring high performance and efficiency. The ideal candidate holds a Master’s degree and offers 12+ years... 
    Principal

    MixMode

    Santa Clara, CA
    2 days ago
  • $180k - $210k

     ...$180,000 $210,000 per year Credo is engineering the future of high-speed connectivity for...  ...Active Electrical Cables(AECs) all designed for maximum performance, energy efficiency...  ...Connect. About the Role As a Principal ASIC Design Engineer, you will be responsible... 
    Principal

    Credo Semiconductor, Inc.

    San Jose, CA
    10 days ago
  • $200k - $351k

     ...Select how often (in days) to receive an alert: Senior Principal, Design Engineering, Power Design Location: San Jose, CA, US General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal,... 
    Principal
    Local area

    Celestica

    San Jose, CA
    4 days ago
  • $180k - $230k

    Principal/Lead Design Engineer (DCDC) page is loaded## Principal/Lead Design Engineer (DCDC)remote type: Onsitelocations: San Jose, CAtime type:...  ...Location:* San Jose, CA*MPS offers a comprehensive benefits package. We provide health care coverage, dental and vision, 401(... 
    Principal
    Remote work
    Worldwide

    Monolithic Power Systems, Inc.

    San Jose, CA
    2 days ago
  •  ...of AI. Location Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week. The role: Digital Design Engineer, Micro-Architect, Principal What you will do: As part of this team, you will be responsible for the micro-architecture and design of the AI sub... 
    Principal
    Work experience placement
    3 days per week

    MixMode

    Santa Clara, CA
    2 days ago
  • $188k - $325k

    ## Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted on: Posted 30+ Days Agojob requisition id: JR-...  ...design performance goals* Partner with a multi-functional engineering team to implement and validate physical design aspects of timing... 
    Principal
    Work experience placement
    Local area

    GlobalFoundries

    Santa Clara, CA
    3 days ago
  • $140k - $298k

     ...world to learn, communicate and advance faster than ever. The Principal Design Engineer in Micron’s NVEG organization contributes to the...  ...edits and drive vital tape‑out revisions. Collaborate with packaging and assembly teams to ensure TSV reliability constraints are... 
    Principal
    Full time
    Local area
    Immediate start

    Dormont Manufacturing Company

    San Jose, CA
    4 days ago
  •  ...beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you...  ...Generate comprehensive manufacturing and assembly packages such as Gerber, ODB Build strong relationships with both... 
    Principal

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  •  ...and beyond. Together, we advance your career. THE ROLE: We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the success of AMD's product, you will be part of a leading team to... 
    Principal

    Advanced Micro Devices , Inc.

    San Jose, CA
    5 days ago
  •  ...Principal System Design Engineer, SSD Memory Systems We are seeking a Principal System Design Engineer to join our team in Milpitas, United States. The successful candidate will lead the design and development of advanced solid-state drive (SSD) memory systems, driving... 
    Principal

    SanDisk

    San Jose, CA
    1 day ago
  • $250k - $280k

     ...concede and move on. Educate Your Ego : Selflessly collaborate towards our shared purpose. About the role: As a Principal Design Verification Engineer , you will own the verification strategy and execution for complex IPs or full‑chip SoC. You will lead a team of verification... 
    Principal

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  •  ...Essential Duties and Responsibilities: We are seeking a Principal System Design Engineer to join our team in Milpitas, United States. The...  ...Restricted Stock Unit Awards. We offer a comprehensive package of benefits including paid vacation time; paid sick leave... 
    Principal
    Temporary work
    Remote work
    Flexible hours
    Shift work

    SanDisk

    Milpitas, CA
    2 days ago
  •  ...philosophy extends beyond the product to its packaging, where every detail is thoughtfully...  ...diverse group of people responsible for the design and execution of structural packaging...  ...PD Manager, you will lead a team of engineers to design and execute packaging architecture... 

    Apple Inc.

    Cupertino, CA
    4 days ago
  • $164.8k - $226.6k

     ...minimum of 10 years of experience to lead the design and development of FPGA-based platforms...  ...design, MEMS design, systems and test engineering, validation, and production teams...  ...comprehensive and highly competitive compensation package designed to attract top talent.... 
    Principal

    SiTime

    Santa Clara, CA
    2 days ago
  • $164.8k - $226.6k

     ...seeking a curious, motivated, and talented Principal Product Engineer to accelerate the development and...  ..., Silicon Characterization, Circuit Design or MEMS Design are preferred....  ...MEMS fabrication processes, wafer-level packaging, or thin-film materials. Background... 
    Principal

    SiTime Corporation

    Santa Clara, CA
    a month ago
  • $160k - $180k

     ...developing and optimizing high‑precision optical packaging processes for photonic modules, with a...  .... Support NPI efforts, including DFM (Design for Manufacturability), DFR (Design for...  ...Master’s Degree or above in Engineering, Physics or Material Science. 10+ years... 
    Full time
    Work experience placement
    Shift work

    Black Inc

    Milpitas, CA
    3 days ago
  •  ...A leading photonics startup in San Jose is looking for an experienced IC Package Mechanical FEA Engineer. This role involves driving next-gen packaging solutions for advanced ASICs and collaborating with cross-functional teams. Candidates should have significant FEA experience... 

    Lumilens

    San Jose, CA
    4 days ago
  •  ...Change the world. Love your job. The Emerging Packaging and Test Team at Texas Instruments is looking for a Magnetics and Passives Integration Technologist. As a member of our packaging team, you'll have the chance to interact with many product groups and functions. You... 
    Worldwide

    Texas Instruments

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Package Design Engineer. Be the first to apply!