Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Post Silicon Low Power Integration Engineer

$168k - $264.5k

NVIDIA

NVIDIA Silicon Co-Design Group is looking for a versatile engineer to help redefine how low-power silicon validation and system bring-up are developed for next-generation AI and accelerated computing platforms. Our team sits at the intersection of silicon architecture, platform validation, firmware, telemetry, and productization. We build the methodologies, infrastructure, and workflows that take low-power features from architectural intent through silicon bring‑up and into production readiness. What You'll Be Doing Define the Power & Performance validation strategy across product lines, including power targets, rail budgets, and low-power feature validation methodologies. Build intelligent workload characterization frameworks that use telemetry, behavioral clustering, and AI‑assisted analytics to improve validation coverage and expose power‑state and data‑path issues earlier in the development cycle. Define the instrumentation, counters, telemetry frameworks, and firmware hooks needed to support scalable silicon observability, automated validation, and AI‑powered debug workflows prior to tapeout. Bring up and validate system‑level low‑power features across pre‑silicon and post‑silicon environments using sophisticated automation, data‑driven validation methodologies, and generative AI‑assisted debug techniques. Develop AI/ML‑assisted infrastructure for telemetry analysis, anomaly detection, predictive validation analytics, workload optimization, automated triage, and cross‑generation debug correlation. Partner closely with architecture, firmware, DV, HSIO, system integration, and data infrastructure teams to build scalable validation pipelines, intelligent dashboards, and modern engineering workflows for next‑generation silicon platforms. Support manufacturing and customer‑facing teams in resolving production and feature issues using telemetry‑powered insights, automated analytics, and scalable debug methodologies. Work across hardware, software, firmware, and platform teams to drive low‑power feature readiness from early architecture definition through silicon bring‑up, validation, and product release. What We Need To See BS/MS in EE, CE, CS, Systems Engineering, or equivalent experience. 10+ years of experience in silicon characterization, low‑power feature validation, system integration, or post‑silicon productization. Strong understanding of silicon power behavior, Windows/Linux low‑power states, firmware interactions, power/performance tradeoffs, and system‑level validation methodologies. Experience building scalable automation, telemetry analytics, or AI‑assisted engineering workflows for silicon validation, debug, or productization. Strong EE fundamentals, including digital design, computer architecture, power analysis, statistics, and scripting/programming skills. Hands‑on experience with silicon bring‑up, lab validation, debug methodologies, and hardware lab instrumentation. Familiarity with AI/LLM‑assisted engineering workflows, intelligent automation frameworks, telemetry analytics, or data‑driven debug infrastructure. Ways To Stand Out From The Crowd Experience applying AI/ML or LLM technologies to silicon validation, telemetry analytics, workload optimization, or debug automation. Background in platform power management technologies such as S0ix, ASPM, RTD3, Memory Self Refresh, or system‑level power‑state coordination. Experience building large‑scale telemetry pipelines, automated validation dashboards, or intelligent observability infrastructure. Strong Python, data analytics, and automation framework development experience. Experience working across architecture, firmware, silicon validation, and manufacturing organizations to drive production readiness. Base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD – 264,500 USD for Level 4 and 196,000 USD – 310,500 USD for Level 5. You will also be eligible for equity and benefits. NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status, or any other characteristic protected by law. #J-18808-Ljbffr NVIDIA

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Post Silicon Low Power Integration Engineer in Santa Clara, CA vacancy
  • $168k - $310.5k

    NVIDIA is seeking a versatile engineer for the Silicon Co-Design Group focused on low-power silicon validation and system bring-up for next-gen AI platforms. Candidates must hold a BS/MS in EE, CE, CS, or similar, with over 10 years of relevant experience. The role involves... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...understand the world. NVIDIA's Silicon Co-Design Group (SCG)...  .... We are hiring a Senior Silicon Power and Thermal Controllers Engineer to design, implement, and...  ...datacenter accelerators to low-power client devices....  ...able to translate complex post-silicon signals into... 
    Senior
    Shift work

    NVIDIA AI

    Santa Clara, CA
    3 days ago
  •  ...experienced Static Timing Analysis and Synthesis Engineer to drive timing closure for Wi‑Fi SoCs...  ...and PD teams to deliver high‑quality silicon on aggressive schedules. The role emphasizes pre- and post-layout STA, MMMC timing, low‑power checks, and ECO-driven improvements... 
    Senior

    Nutanix

    Santa Clara, CA
    2 days ago
  • Google is seeking a Physical Low Power Validation Engineer in Sunnyvale, California, to shape the future of AI/ML hardware acceleration. In this...  ...methodologies. You will lead technical engagements to ensure the integrity of multi-voltage ASIC implementations while bridging... 
    Senior

    Google

    Sunnyvale, CA
    3 days ago
  • $163k - $237k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...design or verification, or the integration and enablement of first/...  ...Processing Unit) technology that powers Google’s most demanding AI/...  ..., developing custom silicon solutions that power the future... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • Qualcomm Atheros, Inc. is seeking a senior role focused on static timing analysis, synthesis, and low‑power implementation for complex WiFi SoCs. The position requires hands‑on experience with PrimeTime, Design Compiler, Genus, and multi‑corner/multi‑mode timing closure... 
    Senior

    Qualcomm

    Santa Clara, CA
    18 hours ago
  • $163k - $237k

    Google is seeking an experienced engineer in Sunnyvale, CA to drive...  ...pushing boundaries in custom silicon solutions. Your role involves...  ...complex digital designs, optimizing power delivery networks, and...  ...design, and familiarity with low power design techniques. A competitive... 
    Senior

    Google

    Sunnyvale, CA
    3 days ago
  •  ...with Architects, ASIC Design Engineers, Low Power Engineers, Performance...  ...efficient data generation from post layout netlists to feed into...  ...methodologies for efficient integration of power models with performance...  ...data from pre- and post-silicon performance runs to find important... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...You’ll Be Doing As a senior member in our team, you...  ...innovating in the DFT Power, Thermal & Voltage Noise...  ...working on groundbreaking low power & thermal...  ...chips. You will work on post-silicon data analysis for power...  ...solutions. Help mentor junior engineers on test designs and... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...redefine the future of computing. As a Senior ASIC Power Engineer in our Santa Clara, CA office, you...  ...evaluation, power architecture, low power development, power-aware verification...  ..., power feature bring‑up on silicon, and post‑Si power correlation for NVIDIA’s product... 
    Senior
    Work experience placement
    Work at office

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $133.8k - $255.2k

     ...Development Customer Engineering (MDCE) is Intel's...  ...and performance and low cost, and this is...  ...play a role. As a Senior Process Integration Development Engineer...  ...efficient, and reliable silicon solutions that power Intel foundry...  ...every person on Earth. Posting Statement All... 
    Senior
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $163k - $237k

    Physical Low Power Validation Engineer Minimum qualifications: Bachelor's degree...  ...8 years of experience in post-layout physical netlist validation...  ..., developing custom silicon solutions that power the future...  ...TPU architecture and its integration within AI/ML‑driven... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $130k - $225k

     ...Senior Signal Integrity / Power Integrity (SI/PI) Engineer Full-time Arista Networks is an industry leader in data-driven, client-to-cloud networking for large...  ...prototype novel materials, backplane concepts, and low-loss interconnect topologies to meet next-generation... 
    Senior
    Full time
    Contract work

    Arista Networks, Inc.

    Santa Clara, CA
    2 days ago
  •  ...are seeking a highly skilled Senior Power Engineer to take a leadership role in...  ...cross‑functionally with silicon, mechanical, thermal, and systems...  ...goals. Drive power integrity analysis (AC/DC, Z‑target, transient...  ...designing high‑current, low‑voltage power delivery for SoCs... 
    Senior

    Majestic Labs ai

    Los Altos, CA
    1 day ago
  • $136k - $218.5k

    We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over...  ...timing or loss budget including silicon, package and board impairments. Familiarity...  ...at least until May 16, 2026. This posting is for an existing vacancy. NVIDIA... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • Responsibilities Define best‑in‑class power delivery design and...  ...strategies for FCBGA and 25D/3D integrations. Drive system‑level PI...  ...Qualifications MS or PhD in Electrical Engineering or a related field, or...  ...integrity for high‑current, low‑voltage rails within large GPUs... 
    Senior
    Work experience placement

    NVIDIA AI

    Santa Clara, CA
    3 days ago
  • $159k - $239k

    Ampere, a semiconductor design company in Santa Clara, CA, is seeking an experienced Validation Engineer. This role involves owning post-silicon validation, focusing on system power and processor power management features. The ideal candidate will have significant... 
    Senior

    Ampere

    Santa Clara, CA
    3 days ago
  • Google is seeking a Silicon System and Software Integration Engineer in Sunnyvale, California. In this role, you'll work on cutting-edge TPU technology, integrating software and hardware to drive innovation in AI/ML applications. Your responsibilities include reviewing... 

    Google

    Sunnyvale, CA
    3 days ago
  • NVIDIA is seeking a Senior SoC/Product Architect in...  ...architecture of next‑generation low‑power SoCs, partnering with...  ...-level trade-offs and integrating customer feedback. The...  ...'s degree in Computer Engineering or Electrical...  ...with customers for pre-silicon feedback. #J-18808-... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $159k - $239k

    Post Silicon SoC Power and Performance Validation Engineer Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. We are part of the Softbank... 
    Local area
    Flexible hours

    Ampere Computing

    Santa Clara, CA
    3 days ago
  • Waymo is seeking an Electrical Engineer to work on Low Voltage systems for their autonomous driving platforms in Mountain View, California. You'...  ...Engineering and over three years in a related role, focusing on power electronics and system safety. The expected salary range for... 
    Senior
    Full time

    Waymo

    Mountain View, CA
    3 days ago
  • $196k - $248k

     ...traffic crashes. The Waymo Driver powers Waymo’s fully autonomous ride...  ...15+ U.S. states. Hardware Engineering is an innovative and...  ...autonomous driving technology, and integrate those products into vehicle platforms...  ...: Work on vehicle platform Low Voltage systems (working... 
    Senior
    Full time
    Remote work

    Waymo

    Mountain View, CA
    3 days ago
  • $168k - $310.5k

    NVIDIA is looking for a passionate Senior Silicon Validation Engineer to join its team in Santa Clara, California. This role is pivotal in validating the world’s leading GPUs and SOCs, contributing to groundbreaking technology in AI and computing. The ideal candidate will... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior Post‑Silicon Validation Engineer in California. This role involves implementing designs for processors and validating features on Silicon using lab equipment. The ideal candidate has a strong background in validation, experience with design... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $196k - $310.5k

    NVIDIA AI is looking for a Senior Post Silicon Validation Engineer in Santa Clara, California. This role involves leading the design and validation of high-speed SOCs, with a focus on automation, quality improvement, and collaboration. The ideal candidate should have 12... 
    Senior

    NVIDIA AI

    Santa Clara, CA
    3 days ago
  • $100k - $166.75k

    NVIDIA is seeking a Low Power Design/Verification ASIC Engineer for New College Graduates in Santa Clara, California. This role involves collaborating with various teams to develop testing infrastructure for power management solutions. Candidates must have recently completed... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $100k - $166.75k

    We are now looking for a Low Power Design/Verification ASIC Engineer - New College Grad 2026. What you'll be doing: Working very closely with Low Power Architecture, Design, and Software teams to understand next generation features. Responsible for architecting and developing... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • NVIDIA AI in Santa Clara is seeking a DFP Engineer who will define and implement validation and screening methodologies for new silicon features. This role involves translating product requirements into comprehensive test plans that ensure high quality and efficiency. The... 
    Senior

    NVIDIA AI

    Santa Clara, CA
    3 days ago
  • $184k - $287.5k

    NVIDIA is seeking a Senior Systems Software Engineer in Santa Clara, California. This role involves architecting software that integrates physical systems with GPU computing for robotics and healthcare...  ...responsibilities include designing low-latency data pipelines, developing... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • Arrow Electronics is seeking a Post Silicon Engineer in Cupertino, CA as part of our Machine Learning Acceleration team. This role requires extensive experience in silicon validation and collaboration with multiple engineering teams to ensure performance and quality of... 
    Senior
    Full time

    Arrow Electronics

    Cupertino, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Post Silicon Low Power Integration Engineer. Be the first to apply!