Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Core DFT Technical Lead

$186.9k - $267.7k

Cisco Systems

The application window is expected to close on: 09/22/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the TeamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC Technical Lead, you will stand at the absolute forefront of networking hardware innovation, directly shaping the future of Cisco’s industry-defining Silicon One architecture. By driving cutting-edge Design-for-Test (DFT) strategies and pioneering custom IP solutions, you will bridge the gap between front-end RTL, physical design, and post-silicon validation for some of the world's most complex ASICs. Your technical vision across bare die, stacked die, and new silicon device models will guarantee elite quality and uncompromised testability. Ultimately, your leadership will fuel the next generation of high-performance routing and switching systems deployed across global enterprises, web-scale data centers, and tier-one service providers worldwide.Minimum QualificationsBachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experienceExperience with Jtag protocols, Scan and BIST architectures, including memory BIST, boundary scan and post silicon debug. Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime Prior verification experience including, System Verilog Logic Equivalency checking and validating the Test-timing of the design Prior experience with Tcl and Python/Perl.Preferred QualificationsVerilog design experience – developing custom DFT logic & IP integration; familiarity with functional verificationDFT CAD development – Test Architecture, Methodology and InfrastructureWhy Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$186,900.00 - $307,800.00Non-Metro New York state & Washington state:$166,300.00 - $274,100.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2006625Date posted : 2026-08-04Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC Core DFT Technical Lead in San Jose, CA vacancy
  • $186.9k - $267.7k

     ...optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products....  ...developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Lead, you will play a critical role in driving... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    17 hours ago
  • $168.8k - $241.2k

     ...hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations...  ...will be in the Silicon One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer with strong analytical... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    Santa Clara, CA
    1 day ago
  • $210.6k - $305.1k

     ...central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products...  ...One development organization as an ASIC Technical Lead- MBIST engineer. As a member of this team...  ...s with 10+ years) of experience in ASIC DFT​.Prior experience with memory architectures... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless...  ...and testing some of the most complex ASICs being developed in the industry.Your Impact:As a technical leader, you will own and drive end-to-end DFT flow architecture, building and maintaining... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $186.9k - $267.7k

     ...central to the AI era, powering Cisco’s core Switching, Routing, and Wireless...  ...Silicon One development organization as an ASIC Technical Leader- DFT. You will work with Front-end RTL...  ...generation networking chips. You will help lead to drive the DFT and quality process... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  •  ...project-based staffing services for world's leading organizations in a broad range of...  ...find the best job for you. Role: Lead ASIC DFT Engineer Location: Remote Duration...  ...and SoC designs. This role requires deep technical ownership across DFT architecture, scan... 
    Permanent employment
    Contract work
    Remote work

    Tekfortune Inc

    San Jose, CA
    4 days ago
  • Title - Lead ASIC DFT Engineer Location - San Jose, CA. Job Description Experience 10+ years of hands-on experience in ASIC Design-for-Test...  ...for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST... 

    Saxon Global

    San Jose, CA
    17 hours ago
  • $186.9k - $267.7k

     ...innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations...  ...QualificationsBachelor’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $210.6k - $305.1k

     ...innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations...  ...incremental or transformative enhancements.Work closely with RTL, DFT, implementation, EDA vendors, and tool/flow teams to enable best-... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • Lead Engineering Talent Acquisition | Helping Engineers Land Roles at Top U.S. Firms Required Skills & Qualifications Familiarity with the Siemens suite of DFT tools DFT insertion for SCAN (with SSN) and MBIST MBIST Repair Implementation and Verification Generating... 
    Contract work

    VBeyond Corporation

    San Jose, CA
    3 days ago
  • $182.36k - $273.2k

     ...a place to thrive, learn, and lead. Your Team, Your ImpactOur design...  ...of SoCs, including its blocks, cores, accelerators, and subsystems....  ...planning, backend, verification, DFT, STA teams, and other cross-...  ...architecture of complex custom/ASIC products, focusing in one or more... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  •  ...Job DescriptionHi,Hope you are doing great!!!Please find the below Job Description and do let me know if you are interested.Position: Core Java Tech LeadLocation: Milpitas, CADuration: Full TimeJob Description:-The ideal candidate should possess:· Good in requirement... 

    EROS Technologies

    Milpitas, CA
    4 days ago
  • $192k - $279k

    Lead the physical design implementation and strategy for high-performance...  ...with internal teams (RTL, DFT, methodology, packaging) to...  ...closure) for high-speed ASICs in advanced process nodes.Experience...  ...-off, and 2.5D/3D packaging.Technical leadership experience managing... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $186.9k - $267.7k

     ...the AI era, powering Cisco’s core Switching, Routing, and Wireless...  ...the planning and execution of ASIC verification for complex...  ...verification efforts.Provide technical leadership and mentorship to verification...  ...successful silicon bring-up.Lead complex debug efforts, perform... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $143.8k - $230k

     ...Engineer to serve as the Chip Lead for our next-generation silicon...  ...role, you will be the primary technical anchor responsible for the top...  ...direct industry experience in ASIC/SoC digital design, with a...  ...interconnects).Familiarity with DFT (Design for Test) planning, including... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    4 days ago
  • $183k - $247.6k

     ...software stacks enable us to take on technical challenges that have never...  .... We’re looking for an ASIC Design Eengineer to help us trail...  ...correct clock/reset/functional/DFT signal routing- Analyze design...  ...Conversations on Race and Ethnicity (CORE) and AmazeCon conferences,... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $168.8k - $241.2k

     ...the AI era, powering Cisco’s core Switching, Routing, and Wireless...  .... Your Impact Hardware design technical lead is a key member of the Cisco...  ...on Silicon One and/or merchant ASIC.Responsible for system and board...  ...groups including ASIC, DFT, Signal Integrity, software, Diagnostics... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations...  ...With:You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $220k - $250k

     ...a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development, and technical execution for complex ASIC/SoC programs. This role combines...  ...Design (PD) STA / Timing / DFT teams Ensure high RTL...  ...a culture that promotes its core values: Professionalism, Integrity... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    2 days ago
  • $240k - $333k

    Develop strategy, define, lead, and own the execution of strategic XR programs from conception to launch, ensuring alignment with the...  ..., or equivalent practical experience.10 years of experience in technical program management.7 years of experience in a leadership role... 

    Google

    San Jose, CA
    1 day ago
  • $122.44k - $232.19k

     ...unparalleled blend of an industry-leading technology, a rich IP portfolio, a...  ...supply chain.Position OverviewWe seek a DFT Application Engineer to provide technical support to Intel Foundry Services...  ...quality improvements in ASIC DFT/DFM and ATPG validation methodology... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $100k

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance...  .... We believe runtime systems are a core part of performance: they determine how hardware...  ...interact at scale.How to make custom ASICs and co-processors work efficiently across... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $240k - $333k

     ...ISI, and high-frequency jitter profiles.Lead the debugging of RTL and environment failures...  ..., Computer Engineering, or a related technical field.12 years of experience in design verification...  ...within AI/ML-driven systems. As an ASIC Design Verification Technical Lead, you... 
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    2 days ago
  • $157.3k - $212.8k

     ...rapid integration of emergent technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures...  ...experiences, including our Conversations on Race and Ethnicity (CORE) and AmazeCon conferences. Amazon’s culture of inclusion is... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • A strategic technology partner is seeking a Core Java Tech Lead located in Milpitas, California. The ideal candidate will have strong experience in Core Java and multithreading, with a focus on independent task execution. Responsibilities include analyzing requirements,... 
    Full time

    EROS Technologies Inc.

    Milpitas, CA
    3 days ago
  •  ...priority, we customize our solutions and services to align with the unique needs of each client. Job Description Position: Core Java Tech Lead Location: Milpitas, CA Duration: Full Time Responsibilities Good in requirement analysis and design skills Mandatory Skills... 
    Full time

    EROS Technologies Inc.

    Milpitas, CA
    3 days ago
  • $197.3k - $225.1k

    Lead AI Engineer (AI Foundations, LLM Core and Agentic AI) Overview At Capital One, we are creating responsible and reliable AI systems, changing banking...  ...-functional team of engineers, research scientists, technical program managers, and product managers to deliver AI-... 
    Full time
    Part time
    Local area

    Capital One

    San Jose, CA
    4 days ago
  • $184k - $287.5k

    NVIDIA’s accelerated computing platform is foundational to modern HPC and AI. At the center of this platform are CUDA Core Libraries that enable developers to build fast, reliable, and scalable GPU-accelerated software. We are hiring a Senior Software Engineer to develop... 
    Full time

    Nvidia

    Santa Clara, CA
    17 hours ago
  • $140k - $224.25k

    NVIDIA is seeking a Senior Technical Sourcing Lead to help us build the strength of our Hardware Sourcing team. NVIDIA has been transforming computer...  ...knowledge of sourcing for building chip teams, specifically ASIC/Verification, VLSI (Physical Design, Circuit Design, CAD,... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $171.6k - $245k

     ...the AI era, powering Cisco’s core Switching, Routing, and Wireless...  ...and high-performance Silicon ASICs. Our silicon devices drive the...  ...implements, and delivers industry-leading computing system products that...  ...role as Compute Hardware Technical Leader, you will be part of a... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Core DFT Technical Lead. Be the first to apply!