Lead ASIC DFT Engineer
Vbeyond Corporation
Lead Engineering Talent Acquisition | Helping Engineers Land Roles at Top U.S. Firms Required Skills & Qualifications Familiarity with the Siemens suite of DFT tools DFT insertion for SCAN (with SSN) and
MBIST
MBIST Repair Implementation and Verification Generating collaterals for Test Timing and Place and Route Expertise in IJTAG 1687 standard and good at understanding ICL and PDL standard Spec Verification of DFT features including Boundary Scan JTAG SCAN MBIST High Speed IO Seniority Level Associate Employment Type Contract Job Function Semiconductor Manufacturing Location San Jose, CA #J-18808-Ljbffr VBeyond CorporationVacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Lead ASIC DFT Engineer in San Jose, CA vacancy
$152.5k - $219.2k
...Silicon One development organization as an ASIC Engineer, with a primary focus on Design-for-Test.... ...understand chip architecture and drive DFT requirements early in the design cycle. As... ...networking chips. You will help lead to drive the DFT and quality process through...SuggestedFull timeTemporary workLocal areaFlexible hours$165k - $241.4k
...You will be in the Silicon One development organization as an ASIC DFT Engineer . You will work with Front-end RTL teams, backend physical... ...groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation...SuggestedFull timeTemporary workLocal areaFlexible hours$136k - $218.5k
...intelligence. Our team has some of the most forward-thinking and hardworking people in the world. We are now looking for a motivated DFT-Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!What...SuggestedFull time$209.77k - $314.3k
...a place to thrive, learn, and lead. Your Team, Your ImpactAs Generative... ...closure. Partner with DFT experts to drive DFT strategy... ...‑design.Collaborate with test engineering to drive ATE enablement, test... ...experience. 15+ years of experience in ASIC / SoC development with end‑to‑...SuggestedPermanent employmentWork from homeShift work- Lightmatter is seeking a Design for Test Engineer to join our chip design and product operations... .... You will design, validate, and deploy DFT solutions for digital, analog, and... ...fast-paced, innovative environment. A strong ASIC pre-silicon background is essential. #J-1...Suggested
- SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor...
- SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating...
- SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will...
$135k - $160k
...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the...Permanent employmentTemporary workWorldwideWeekend work- QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design... ...strategies for high-performance SoCs/ASICs. You will collaborate with front-end, physical... ...test coverage and yield. You will lead DFT architectures (Scan, ATPG, MBIST, JTAG...
$163k - $237k
Work with multi-disciplined and multi-site teams of DFT engineers, RTL, Physical Designer Engineers, SOC DFT and Product Engineering.Work on subsystem level DFT SCAN, Memory Built-In Self-Test (MBIST) Architecture with multiple voltage, power domains. Develop tests that...Worldwide$120k - $220k
...quality of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this role, you will be responsible... ...-on experience in Design-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with industry-standard DFT...Full timeWork at officeImmediate startVisa sponsorshipNight shifteSpace
Saratoga, CA3 days ago- ...technology takes more than great engineering—it takes a team of exceptional... ...to join one of the industry’s leading companies in Smart Edge SoCs... ...firmware, software, DV, FPGA, DFT, SoC integration, and backend... ...throughout various stages of ASIC development.Qualifications8+ years...
$165k - $241.4k
...networks. Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography... ...level and full-chip SDCs and works with physical design and DFT teams to close full-chip timing in multiple timing modes.You will...Full timeTemporary workWork at officeLocal areaFlexible hours$116k - $189.75k
...today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting all aspects of GPU... ...clock information to SOC verification team, timing and DFT teams. You will use Perl to improve the productivity of the...Full timeNVIDIA
Santa Clara, CA6 hours ago- Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation Run RTL, gate, and gate with SDF simulations to confirm correct functionality of DFT logic. Generate...Immediate start
$136k - $218.5k
...human imagination and intelligence. Make the choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's...Full time$168k - $264.5k
We are now looking for a DFT Methodology Engineer!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently...Full time- Position:Senior DFT Engineer (Einfochips)Job Description:What You'll Be Doing:DFT implementation for 3nm and 5nm Networking chips, IP DFT... ...eInfochips: eInfochips, an Arrow company (Fortune #109), is a leading global provider of product engineering and semiconductor design...Full timeWork at office
$2,000 per month
...cost and latency than a B200. With Etched ASICs, you can build products that would be... ...from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure... ...skilled and motivated Design For Testability (DFT) Engineer to join our dynamic team. The...Work at officeRelocation package- ...and beyond. Together, we advance your career. The Role As ASIC Director - Chip Lead in our Product Development team, you will be responsible for... ...to resolve issues between highly skilled and experienced engineering colleagues. A successful candidate will work with senior...
- ...DFT Engineers Location: Santa Clara, California Remote/Onsite: Onsite Types of Hire: Fulltime Years of hands-on experience in DFT and ATPG for SoC or ASIC designs Strong understanding of DFT fundamentals including controllability, observability, and scan...Full timeLocal areaRemote work
E-Solutions
Santa Clara, CA4 days ago $136k - $218.5k
We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact...Full time- Job title:DFT Engineer Location:Santa Clara CA Duration:Long term Experience:8-15 Years Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan, ATPG, MBIST, or Boundary Scan Key Responsibilities: Work on Scan insertion, ATPG, GLS (timing/non-timing)...
I-Flow
Santa Clara, CA3 days ago $195k - $250k
...proposition have been widely validated by leading hyperscalers. Eridu has raised over $2... ...in execution mode and has a world-class engineering team with decades of experience in state-... .... Responsibilities Define the DFT architecture of a multi-chip system SOC....Eridu AI
Saratoga, CA4 days ago$214.1k - $309.8k
...etc). Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world!Your Impact:As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco’s next generation of revolutionary...Full timeTemporary workLocal areaFlexible hours$196k - $310.5k
...and intelligence. Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking innovations involving... ...senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include...Full time- ...Job Title: DFT engineer Location: Santa Clara CA Tax Term (W2, C2C): Fulltime Job Type (Permanent/Contract) : Permanent Duration: Fulltime Pay Range: Description: Familiarity with the Siemens suite of DFT tools DFT insertion for SCAN (with SSN)...Permanent employmentFull timeContract work
Apolis
Santa Clara, CA1 day ago - ...DFT Engineer Job Location: Santa Clara, CA Remote/Onsite: Onsite Benefits: Medical, Dental, Vision, 401K plan, PTO Job Type: Full Time/Contract Duration: Long term Project Number of positions: 01 Hiring Timeline: 2,3 weeks Job Description & Skill Requirement:...Full timeContract workLocal areaRemote work
E-Solutions
Santa Clara, CA8 hours ago - Arycs Technologies in Los Gatos, CA, seeks a Staff ASIC Implementation Engineer to lead RTL-to-synthesis, timing analysis, and tapeout readiness for DSP ASIC programs. You will coordinate with RTL/verification and external backend teams to drive PPA optimization and design...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead ASIC DFT Engineer. Be the first to apply!
