Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer (Video Silicon IP) - Multimedia Lab San Jose Regular

ByteDance

Join us as we work together to inspire creativity and enrich life around the globe.

Location:

San Jose

Team:

Technology

Employment Type:

Regular

Job Code:

A100401

Share this listing:

Responsibilities

Team IntroductionThe Video Silicon IP team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve our billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.

  • As an ASIC Design Engineer in this Video Silicon IP team, we work closely with architecture, algorithm and verification teams to build high performance and low power video processing IPs.
  • Apply your knowledge of computer architecture and ASIC design to create ASIC design for compressing, processing still images and videos.
  • Develop micro-architectures to meet stringent area, power, and performance (PPA) targets for multi-standard codec cores.
  • Collaborate with algorithm teams to translate codec standard specifications and proprietary codec improvements into implementable hardware architectures.
  • Design and implement RTL (SystemVerilog/Verilog) for video codec pipeline stages including intra/inter prediction, transform & quantization, entropy coding (CABAC/ANS), in-loop filters, and etc.
  • Drive functional correctness in partnership with the verification team using directed and constrained-random UVM test benches; debug and close RTL coverage metrics.
  • Understand synthesis, timing analysis, and CDC/RDC checks; work with physical design on floor plan and timing closure guidance.

Qualifications

  • Minimum Qualifications- M.S./Ph.D. in Electrical Engineering, Computer Engineering, or a related field.
  • Minimum Qualifications- 2 years of ASIC front-end design experience as a primary RTL owner.
  • Minimum Qualifications- Proficiency in SystemVerilog RTL design or High level Synthesis (HLS).
  • Minimum Qualifications- Familiarity with UVM/DPI/C++.
  • Minimum Qualifications- Solid understanding of VLSI design concepts: pipelining, clock gating, memory architecture, bus interfaces (AXI/APB), and SV assertion basics.
  • Minimum Qualifications- Scripting proficiency in Python for EDA flow automation.
  • Preferred Qualifications- Experience with Video Codec (H.265/HEVC, H.266/VVC, AV1, VP9, or H.264/AVC) is a big plus.
  • Preferred Qualifications- Experience with relevant ISP or machine learning based image/video compression.
  • Preferred Qualifications- Experience with FPGA prototyping for pre-silicon codec validation.
  • Preferred Qualifications- Practical experience using LLMs (e.g., GitHub Copilot, Claude, ChatGPT) to assist RTL design workflows.

Job Information

About Us

Founded in 2012, ByteDance's mission is to inspire creativity and enrich life. With a suite of more than a dozen products, including TikTok, Lemon8, CapCut and Pico as well as platforms specific to the China market, including Toutiao, Douyin, and Xigua, ByteDance has made it easier and more fun for people to connect with, consume, and create content.

Why Join ByteDance

Inspiring creativity is at the core of ByteDance's mission. Our innovative products are built to help people authentically express themselves, discover and connect – and our global, diverse teams make that possible. Together, we create value for our communities, inspire creativity and enrich life - a mission we work towards every day.

As ByteDancers, we strive to do great things with great people. We lead with curiosity, humility, and a desire to make impact in a rapidly growing tech company. By constantly iterating and fostering an "Always Day 1" mindset, we achieve meaningful breakthroughs for ourselves, our Company, and our users. When we create and grow together, the possibilities are limitless. Join us.

Diversity & Inclusion

ByteDance is committed to creating an inclusive space where employees are valued for their skills, experiences, and unique perspectives. Our platform connects people from across the globe and so does our workplace. At ByteDance, our mission is to inspire creativity and enrich life. To achieve that goal, we are committed to celebrating our diverse voices and to creating an environment that reflects the many communities we reach. We are passionate about this and hope you are too.

Reasonable Accommodation

ByteDance is committed to providing reasonable accommodations in our recruitment processes for candidates with disabilities, pregnancy, sincerely held religious beliefs or other reasons protected by applicable laws. If you need assistance or a reasonable accommodation, please reach out to us at

#J-18808-Ljbffr

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer (Video Silicon IP) - Multimedia Lab San Jose Regular in San Jose, CA vacancy
  • $128k - $316.8k

     ...ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start Location: San Jose Team: Technology Employment Type: Regular Job Code: A178830 Share this listing: Responsibilities About the teamOur team is building industry-leading, highly... 
    Video
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    12 hours ago
  •  ...Location: San Jose Team: Technology...  ...Type: Regular Job Code: A...  ...efficient, and scalable video codec hardware solutions...  ...(FPGA and ASIC) from the ground...  ...strong video codec design engineers to design...  ...Engineer in this Video Silicon IP team, we work closely... 
    Video

    ByteDance

    San Jose, CA
    1 day ago
  •  ...Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS San Jose, CA Title: Senior ASIC Physical Design Engineer...  ...in Physical Design aspects of taking Netlist to silicon tape-out. Responsibilities include, but are not limited... 
    Suggested
    Permanent employment

    Central Business Solutions, Inc

    San Jose, CA
    57 minutes ago
  • $128k - $316.8k

     ...ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start Location: San Jose Team: Technology Employment Type: Regular Job Code: A48224 Share this listing: Responsibilities About the teamOur team is building industry-leading, highly... 
    Video
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    1 day ago
  •  ...Arrow Electronics is seeking an experienced ASIC Design/SDC Engineer to join our team in San Jose, onsite from day one. You will oversee fullchip SDCs, drive timing closure across multiple modes, and work with front-end and back-end teams to refine constraints for seamless... 
    Suggested

    Inabia-Software-

    San Jose, CA
    3 days ago
  •  ...I2Intech LLC in San Jose, CA is seeking an ASIC RTL Design Engineer to develop clean, efficient RTL for IP blocks and subsystems, from micro-architecture specs to synthesis....  ...on-site role offers exposure to production silicon and growth opportunities. #J-18808-Ljbffr

    I2Intech LLC

    San Jose, CA
    2 days ago
  • $185k - $240k

     ...Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure...  ...looking for Principal Design Engineers with experience...  ...including RTL, synthesis, IP integration, and block-level...  ...or developing complex SoC/silicon products for Switch ASIC, Networking applications and... 
    For contractors
    Immediate start
    Flexible hours

    Astera Labs, Inc.

    San Jose, CA
    3 days ago
  • $90 per hour

     ...Digital, Maverick Silicon, Socratic...  ...looking for talented engineers and leaders who...  ...cutting edge designs from concept to...  .... Senior ASIC Design Verification...  ...is located in: San Jose, CA Key...  ...Switching, TCP/IP, security, PCIe...  ...standard protocols) Video standards,... 
    Video
    Flexible hours

    Ethernovia

    San Jose, CA
    4 days ago
  • $175.5k - $195k

     ...Astera Labs (NASDAQ: ALAB) provides rack-scale AI...  ...is seeking a Tech Lead Engineer to drive front-end digital design for high-performance switch ASICs that enable rack-scale...  ...configure reusable IP while ensuring clean interfaces...  ...production-quality silicon. Verification,... 
    Flexible hours

    Astera Labs, Inc.

    San Jose, CA
    4 days ago
  • $128k - $316.8k

     ...- Graduate (Video and Edge, Multimedia Lab) - 2027 Start...  ...Location: San Jose Team: Technology...  ...Type: Regular Job Code:...  ...(FPGA and ASIC) from the ground...  ...and hardware design and...  ...performance video silicon IP across ASIC and...  ...video algorithm engineers from all... 
    Video
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    2 days ago
  • $198k - $336k

    Principal Design Engineer | Micron Technology # Single PositionChange...  ...Design EngineerSan Jose, California, United...  ...Micron, where cutting‐edge ASIC design meets high‐...  ...works across the full silicon lifecycle, partnering closely...  ...logic and integrate IP into larger subsystems*... 
    Full time
    Local area
    Immediate start

    Micron Technology, Inc.

    San Jose, CA
    12 hours ago
  • $143.8k - $230k

     ...Principal Physical Design Engineer, STA — ASIC Products Division...  ...APD) Location: San Jose, CA Position...  ...high-performance silicon solutions. We partner...  ..., advanced IP, cutting‑edge physical...  ...: We regularly execute full-chip...  ...please visit our video library and check... 
    Video
    Full time
    Local area

    8413 LSI Corporation

    San Jose, CA
    4 days ago
  •  ...SiMa.ai, Inc. in San Jose, CA is seeking a Principal ASIC Design Engineer to own complex RTL blocks from concept through silicon bring-up. The role emphasizes hands-on Verilog/SystemVerilog, block-level optimization, and collaboration with verification, physical design... 

    SiMa.ai, Inc.

    San Jose, CA
    4 days ago
  • $156k - $387.6k

     ...Research Engineer/Scientist (all levels), Efficient Models Location: San Jose Responsibilities Take initiatives in designing and implementing efficient models for large‑scale generative...  ...in at least one of: image/video generation and editing; model compression... 
    Video

    ByteDance

    San Jose, CA
    1 day ago
  • $244.8k

     ...Research Engineer - LLM/VLM Inference Optimization (Seed Infra) Location San Jose Team Technology Employment Type Regular Job Code A02632A Responsibilities About the...  ...technologies for AI foundation models. Design, develop, and optimize high-... 
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    1 day ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers...  ...debug. Your leadership will ensure silicon-ready quality while fostering a...  ..., AI/ML compute, image and video processing, and/or memory subsystems... 
    Video
    Worldwide
    Relocation

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • $97.7k - $182.62k

     ...from Capgemini Engineering About the Job...  ...team as a Design Verification...  ...high-quality silicon solutions. Your...  ...and UVM for IP and SoC designs...  .... Full time regular employees are...  ...your image (video or screenshot...  ...2 weeks ago San Jose, CA $136,000....  ...6 months ago ASIC Design Verification... 
    Video
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    4 days ago
  •  ...The Richmond Group USA partnering with a leading semiconductor company seeks an ASIC Design Engineer RTL and SoC for its San Jose R&D team. This hands-on role covers video and image-processing ICs across microarchitecture, RTL design, SoC integration, verification, tape... 
    Video

    The Richmond Group

    San Jose, CA
    3 days ago
  •  ...ByteDance is seeking an ASIC Design Engineer for its Video Silicon IP team in the U.S. The role focuses on designing high-performance video codec hardware (ASIC/FPGA) and RTL for multi-standard codecs, with collaboration across architecture, algorithm, and verification... 
    Video

    ByteDance

    San Jose, CA
    1 day ago
  • $244.8k

     ...Research Scientist Graduate (Video Quality Analysis &...  ...Start (PhD) Location: San Jose Team: Technology Employment Type: Regular Job Code: A22804B Responsibilities Design video analysis algorithms...  ...Computer Science, Computer Engineering, or a related technical... 
    Video
    Temporary work

    ByteDance

    San Jose, CA
    3 days ago
  •  ...TikTok is hiring a video codec hardware design engineer in San Jose to build scalable FPGA/ASIC accelerators for video encoding and processing. You will shape SoC architecture, implement RTL, and collaborate across verification, backend, and frontend teams to optimize... 
    Video

    Tik Tok

    San Jose, CA
    2 days ago
  • $185k - $240k

     ...Astera Labs (NASDAQ: ALAB) provides rack...  ...Principal PCS/PMA RTL Design Engineer Astera Labs is...  ...to join our San Jose design team, focused...  ...connectivity and networking ASICs. You will work...  ..., tapeout, and silicon validation....  ...internal and third-party IP (including analog/... 
    For contractors
    Flexible hours

    Astera Labs

    San Jose, CA
    12 hours ago
  • $2,000 per month

     ...B200. With Etched ASICs, you can build products...  ..., like real-time video generation models...  ...by leading engineers, Etched is redefining...  ...Engineer to lead silicon validation, test program...  ...AI accelerator designs Drive...  ...for those moving to San Jose (Santana Row) Various... 
    Video
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    2 days ago
  • $218.4k

     ...Scientist- 3D/4D Reconstruction/Generation, PICO- San Jose, CA Location: San Jose Team: Technology Employment Type: Regular Job Code: A243243 Share this...  ...human/scene/novel view synthesis) ~ Image/video generation & understanding (video depth estimation... 
    Video
    Temporary work

    ByteDance

    San Jose, CA
    3 days ago
  • $162k - $316.8k

     ...Responsibilities Responsible for the architecture design, development, implementation, and...  ...in at least one commercial NoC/bus IP, such as FlexNoC or NIC. Proficiency in...  ...leading destination for short-form mobile video. At TikTok, our mission is to inspire creativity... 
    Video
    Temporary work
    Local area
    Night shift

    Tik Tok

    San Jose, CA
    3 days ago
  • $93.6k - $220.4k

     ...Content Operations Specialist - PICO Video Location San Jose Employment Type Regular Job Code A104144A Responsibilities Own the daily content calendar for the US market. Hands‑on selection of featured native XR content and 3D/2D video highlights... 
    Video
    Temporary work
    Local area

    ByteDance

    San Jose, CA
    3 days ago
  • $280k

    Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs, CO (on-site...  ...data center depends on silicon that moves huge amounts...  ...bring-up in the lab.You won't be one small...  ...Integration: Bring third-party IP into your blocks and... 

    CyberCoders

    San Jose, CA
    4 days ago
  • $185k - $240k

     ...Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built...  ...infrastructure. As a Principal Physical Design Engineer, you will own the backend implementation...  ...our next generation of connectivity silicon from RTL to tapeout on leading-edge nodes... 
    Flexible hours

    Astera Labs, Inc.

    San Jose, CA
    3 days ago
  •  ...17047Sector: EngineeringLocation: San Jose, CAContract: ContractPosted: 2026-...  ...01Our client, Semiconductor & SoC/IP Design is seeking a ASIC/RTL Design Engineer to join their team. As a ASIC/RTL...  ...deliver timing- and power-closed silicon.Job Title:ASIC/RTL Design EngineerLocation... 
    Temporary work
    Flexible hours

    Experis

    San Jose, CA
    1 day ago
  • $2,615 per week

     ...Cath Lab Tech Location: San Jose, CA Agency: OneStaff Medical Pay: $2,615 per week Shift Information: Rotating - 5 days x 8 hours...  ...health. The program includes up to 5 in-person, phone or video consultations per calendar year. Free Direct Deposit... 
    Video
    Hourly pay
    Weekly pay
    Full time
    Contract work
    Work experience placement
    Shift work

    OneStaff Medical

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer (Video Silicon IP) - Multimedia Lab San Jose Regular. Be the first to apply!