Senior ASIC/SoC Physical Design Engineer

Job Description

Job Description

Senior ASIC/SoC Physical Design Engineer

Job Title: Senior ASIC/SoC Physical Design Engineer
Job Location: San Jose, CA or Irvine, CA
Compensation: $150K - $250K base DOE plus equity
Requirements: ASIC/SoC Physical Design, RTL-to-GDSII, Place and Route (P&R), Static Timing Analysis (STA), Synopsys, FinFET, Power Analysis

Position Overview
We are seeking a highly skilled Senior ASIC/SoC Physical Design Engineer to join our dynamic team. The ideal candidate will play a critical role in advancing our design methodologies and ensuring successful implementation of complex ASIC and SoC designs. You will be responsible for the physical design process, from RTL to GDSII, ensuring optimal performance, power, and area (PPA).

Key Responsibilities

• Lead the physical design efforts for ASIC and SoC projects, ensuring high-quality implementations from RTL to GDSII.
• Conduct Place and Route (P&R) activities, optimizing for performance, power, and area (PPA).
• Perform Static Timing Analysis (STA) to ensure timing closure and meet design specifications.
• Utilize Synopsys tools for physical design tasks and maintain up-to-date knowledge of FinFET technology.
• Conduct power analysis and implement strategies to minimize power consumption in designs.
• Collaborate with cross-functional teams to develop and refine physical design flows and methodologies.
• Mentor and guide junior engineers in physical design best practices and tools.

Qualifications

• Master's or Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
• 10+ years of experience in ASIC/SoC physical design roles.
• Strong expertise in RTL-to-GDSII flow and physical design methodologies.
• Proficient in Place and Route (P&R) and Static Timing Analysis (STA).
• Experience with Synopsys EDA tools such as Design Compiler (DC), Fusion Compiler, IC Compiler (ICC2), Primetime etc.
• Familiarity with FinFET technology and its implications on physical design.
• Solid understanding of power analysis techniques and VLSI physical design principles.

Benefits

• Vacation/PTO
• Equity
• Medical
• Dental
• Vision
• Life Insurance
• 401k

- For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa. CyberCoders will consider for Employment in the City of Los Angeles qualified Applicants with Criminal Histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring (Ban the Box) Ordinance.This job was first posted by CyberCoders on 07/14/2026 and applications will be accepted on an ongoing basis until the position is filled or closed. Everforth CyberCoders is proud to be an Equal Opportunity Employer

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, sexual orientation, gender identity or expression, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, status as a crime victim, disability, protected veteran status, or any other characteristic protected by law. Our hiring process includes AI screening for keywords and minimum qualifications, and a virtual recruiter as part of the application process. A human recruiter reviews all results. Click here for details on our virtual recruiter .  Everforth CyberCoders will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable state and local law, including but not limited to the Los Angeles County Fair Chance Ordinance, the San Francisco Fair Chance Ordinance, and the California Fair Chance Act. Everforth CyberCoders is committed to working with and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance or an accommodation while seeking employment can contact a member of our Human Resources team at  View email address on ziprecruiter.com to make arrangements.