Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Mixed Signal IP Verification Engineer

$122.44k - $232.19k

Intel

Job Description Join Intel as a Mixed Signal Design Verification Engineer and play a crucial role in shaping the future of cutting-edge technology. In this role, you will be at the forefront of ensuring Intel's mixed signal logic components meet the highest standards of functionality, performance, and reliability. As part of a world-class team, your work will directly contribute to the design of advanced architectures and technologies that will power tomorrow's innovations. Responsibilities Develop and execute comprehensive verification plans for mixed signal logic components to ensure alignment with microarchitecture specifications. Design and implement test benches and verification environments using advanced methodologies such as OVM and UVM. Perform system-level simulation to verify functionality, analyze power and timing, and identify potential design issues. Collaborate with digital and analog architects, RTL developers, and physical design teams to optimize verification strategies and meet performance, power, and functional goals. Debug presilicon issues by replicating, root causing, and implementing corrective measures for failing tests. Create and maintain analog behavioral models and contribute to the development of reusable verification infrastructure and methodologies. Document test plans, verification results, and drive technical reviews with design and architecture teams. The Ideal Candidate Should Show The Following Behavioral Traits Exceptional problem-solving skills, willing to debug complex presilicon issues. Strong collaboration and communication skills, with a track record of working effectively with cross-functional teams. Passion for innovation and a commitment to excellence in engineering. Qualifications Minimum qualifications are required to be initially considered for this position. A Bachelor's or BS degree and/or equivalent knowledge in a specialized field, with at least 3 years of relevant experience, OR A Master's degree and/or equivalent knowledge in a specialized field, with at least 2 years of relevant experience, OR PhD and/or equivalent knowledge in a specialized field, with at least 1 year of relevant experience Experience listed above should be a combination of the following: Verification methodologies such as OVM and UVM. System Verilog and Verilog for test environment and design verification. Developing test environments for functional verification of mixed signal logic components. Preferred qualifications Experience with power intent design and/or UPF (Unified Power Format) modeling. Intel offers a dynamic and inclusive environment where your expertise will be valued, your contributions will make a difference, and your career will thrive. Join us in driving technical excellence and building the future of computing technologies. Apply today. Job Details Job Type : Experienced Hire Shift : Shift 1 (United States of America) Primary Location : US, California, Folsom Additional Locations : US, California, Santa Clara; US, Colorado, Fort Collins; US, Oregon, Hillsboro Business Group The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $122,440.00 - 232,190.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. The application window for this job posting is expected to end by 07/14/2026. ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. #J-18808-Ljbffr Intel

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Mixed Signal IP Verification Engineer in Santa Clara, CA vacancy
  • Join Intel as a Mixed Signal Design Verification Engineer in Santa Clara and play a critical role in shaping the future of technology. Your work will ensure the functionality and performance of Intel's mixed-signal components, driving verification processes to meet design... 
    Suggested

    Intel

    Santa Clara, CA
    4 days ago
  • Intel is hiring a Mixed Signal Design Verification Engineer in Santa Clara, California. You will develop verification plans for mixed signal logic components, ensuring high standards of performance and reliability. The ideal candidate has a Bachelor's degree and at least... 
    Suggested

    Intel

    Santa Clara, CA
    4 days ago
  • $122.44k - $232.19k

     ...Responsibilities Performs functional verification of mixed signal logic components, including analog...  ...specification requirements. Develops IP verification plans, test benches, and...  ...Qualifications Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer... 
    Suggested
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  •  ...Job Description Job Description Analog/Mixed-Signal Verification Engineer focusing on high-performance analog-to-digital and digital-to-analog converters...  ...revolution will be greatly accelerated by Omni Design’s IP cores and the rapidly emerging semiconductor embedded... 
    Suggested

    Omni Design Technologies

    Milpitas, CA
    6 days ago
  • $122.44k - $232.19k

    Intel is seeking a talented professional for the functional verification of mixed signal logic components. The ideal candidate will collaborate with architects and document test plans while ensuring the design meets specifications. A Bachelor's degree in a relevant field... 
    Suggested

    Intel

    Santa Clara, CA
    4 days ago
  • $141.91k - $200.34k

    Job Details Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the future of cutting‑edge technology. In this position...  ...Develop and execute comprehensive mixed‑signal IP verification plans to ensure designs meet specifications... 
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • A leading mixed-signal IP company in Sunnyvale seeks a CMOS Mixed-Signal Circuit Design Engineer. This role involves designing advanced low-power and high-performance PLLs and PVT sensors. The ideal candidate will possess 1-2 years of experience in circuit design and a... 

    Analog Bits, Inc.

    Sunnyvale, CA
    2 days ago
  • A leading tech company is searching for a Mixed Signal Design Validation Engineer in Santa Clara, CA. You will develop and validate high-speed mixed-signal circuits, leading debugging and characterization efforts while training new engineers. Ideal candidates hold a Master... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $135k - $200k

    Ferric, Inc. is seeking an experienced IC Test Engineer in Santa Clara, California. In this role, you will manage ATE testing and characterization...  ...qualification. The ideal candidate has a background in mixed-signal IC testing and ATE programming, possesses strong analytical... 

    Ferric, Inc.

    Santa Clara, CA
    4 days ago
  •  ...efficient than conventional all-digital systems   About the role: We are looking for an experienced digital and mixed-signal verification engineer who excels working in large complex systems with and enjoys utilizing a broad set of skills. This person will do... 

    Mythic

    Palo Alto, CA
    14 days ago
  • $150k - $350k

     ...yr - $350,000.00/yr Job details Hiring a Sr/Principal ATE Test Engineer for Publicly Traded Global Semiconductor Leader This Jobot Job...  ...Engineer with a strong background in ATE development for Mixed signal ICs, ATE platform (Teradyne's ETS-364, ETS-88, uFLEX and/or LTX... 
    Local area
    Overseas

    Jobot

    Santa Clara, CA
    3 days ago
  •  ...Alto is seeking a Member of Technical Staff, Silicon Validation Engineer, to join our small, cross-disciplinary R&D team. You will...  ...novel computing platform. The role emphasizes hands-on lab work, mixed-signal characterization, debugging with oscilloscopes and analyzers,... 

    Unconventional AI

    Palo Alto, CA
    4 days ago
  • $168k - $264.5k

    NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are looking for special individuals with desire to deliver innovative products. Together, we will build the next generation of life changing custom SOCs... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $168k - $310k

    NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify innovative SoC and IP solutions. You will specialize in ASIC verification focusing on cache coherency protocols and complex memory hierarchies. This role requires deep knowledge of System Verilog,... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  •  ...optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of...  ...Overview We are seeking an experienced Analog / Mixed-Signal IC Design Engineer to design and deliver...  ...deliver scalable, manufacturable analog IP. Key Responsibilities Architect and... 
    Local area
    Flexible hours

    Lumilens

    San Jose, CA
    1 day ago
  •  ...Description Job Description Senior analog/mixed-signal design engineer focusing on automation of high-...  ...automate and parameterize existing IP of high performance transistor level...  ...identifying potential inconsistencies or verification signals in application materials... 

    Omni Design Technologies

    Milpitas, CA
    6 days ago
  • $105k - $135k

     ...experience on RTL level signal synchronization, clock tree...  ...with system and test engineers to develop high speed interface...  ...Responsibilities Analog/Mixed-Signal design, simulation and verifications. High speed test with...  ...between analog and digital. IP and design spec... 

    OMNIVISION

    Santa Clara, CA
    4 days ago
  • $122.44k - $232.19k

     ...technology to create a better future for everyone. As an Analog Mixed‑Signal Design Engineer , you will contribute to the design, development, and...  ...will work on advanced semiconductor technologies and analog IP solutions that support Intel's industry‑leading processors... 
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • NVIDIA is seeking a Senior Verification Engineer in Santa Clara, California, to be part of its multi-media IP team. In this role, you will drive the development and verification of various multi-media focused IPs, collaborating with ASIC design engineers and other verification... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for a Senior Verification Engineer! NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for...  .... This specific role will be part of a front-end multi-media IP team responsible for a varied set of multi-media focused IP's... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $119.8k - $258k

    A technology company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. The role involves collaboration with design and architecture teams to verify complex digital systems. The... 
    Full time

    Sintegra Inc.

    Sunnyvale, CA
    4 days ago
  • Intel is seeking an Analog Mixed-Signal Design Engineer to design and optimize analog and mixed-signal IPs for next-gen client platforms. You will work with advanced process...  .... The role emphasizes innovation, rigorous verification, and performance optimization, with a hybrid... 

    Intel

    Santa Clara, CA
    4 days ago
  • Ampere in Santa Clara is seeking an IP Design Verification Engineer to focus on verification of Ampere IPs and SoCs. The role involves ensuring our IPs meet performance and power requirements, collaborating closely with teams across the company. The perfect candidate will... 

    Ampere

    Santa Clara, CA
    4 days ago
  • PDDN INC. is seeking a verification engineer with 5 to 8 years of experience to join their remote team. The role involves ensuring the quality of...  ...designs and contributing to the verification of core IP blocks. Candidates should have a strong focus on ARM IPs and... 
    Remote job

    PDDN INC.

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for...  ...Group to develop various innovative IPs for hardware security, clocking, voltage...  ...modeling of low level digital or mixed signal designs. Strong knowledge or work experience... 
    Work experience placement
    Remote work

    Nvidia Corporation

    Santa Clara, CA
    4 days ago
  •  ...Description We are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale...  ...verification plan & coverage model. Support mixed-signal co-simulation using Verilog models of analog IP. Develop testbench, test cases, reference model... 
    Work at office

    Baidu US

    Sunnyvale, CA
    3 days ago
  •  ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to...  ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level projects....  ...techniques and verifying mixed signal ICs a plus. ○ Good knowledge of EDA... 
    Remote work

    RD SOLUTIONS INC

    San Jose, CA
    3 days ago
  • $97.7k - $182.62k

     ...the job poster from Capgemini Engineering About the Job You're...  ...forward-thinking team as a Design Verification Engineer, contributing to the...  ...embedded CPUs and analog mixed-signal interfaces. This role offers...  ...using SystemVerilog and UVM for IP and SoC designs. Develop... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    2 days ago
  • Ampere Computing LLC in Santa Clara, CA, seeks an IP Design Verification Engineer to verify Ampere IPs and SoCs. You will define testing strategies, create unit- and chip-level test plans, and build SV/UVM-based verification environments to ensure designs meet functional... 

    Ampere Computing LLC.

    Santa Clara, CA
    4 days ago
  •  ...Job Description The senior analog & mixed-signal layout designer will be responsible for...  ...methodology  ~ Familiarity in various physical verification checks DRC, LVS, DFM, ERC, EM, IR etc....  ...be greatly accelerated by Omni Design’s IP cores and the rapidly emerging... 

    Omni Design Technologies

    Milpitas, CA
    6 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Mixed Signal IP Verification Engineer. Be the first to apply!