Senior Design Verification Engineer Memory Controller Subsystem (HBM)
ALTEN Calsoft Labs
Job Description
Job Description
Experience: 5 12 Years
Responsibilities- Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM.
- Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage.
- Verify the HBM protocol, memory transactions, scheduling, ECC, QoS, power management, and performance.
- Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.
- Collaborate with Architecture, RTL, and Validation teams through verification signoff.
- Strong SystemVerilog/UVM expertise.
- Experience verifying DDR/HBM memory controllers or memory subsystems.
- Good understanding of HBM/DDR protocols, AXI interfaces, and memory architecture.
- Experience with assertions, constrained-random verification, coverage closure, and VIP integration.
- Proficiency with Xcelium/VCS/Questa and scripting (Python/Perl/Shell).
Vacancy posted 13 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer Memory Controller Subsystem (HBM) in San Jose, CA vacancy
$136k - $218.5k
...world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team! What you’ll be doing... ...collaborate with architects/design verification/formal verification/physical... ...NVIDIA SOC Interconnects, ordering controllers and memory accelerators are...SeniorNVIDIA Corporation
Santa Clara, CA5 days ago$168k - $264.5k
..., motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP verification Team! At... ...you will partner with the design and architecture teams to... ...experience of dynamic memory controllers (ddr{2, 3, 4, 5}, lpddr{2, 3,4,5,6}, HBM, or GDDR) Strong...SeniorFull timeNvidia
Santa Clara, CA16 hours ago$151k - $251.8k
...and Responsibilities As a Design Verification Engineer, you will contribute to the verification of memory controller IPs. The ideal candidate will... ...Experience with DDR/LPDDR/HBM protocols and memory model... ...enabling cutting-edge memory subsystem capabilities across diverse...SuggestedHourly payFull timeRelocationSamsung
San Jose, CA3 days ago$148.5k - $165k
...Discover more at Role Overview As a Senior Design Verification Engineer, you will help define and deliver... ...products that keep AI accelerators, memory, and compute resources operating at... ...Strategy and Planning Develop block- and subsystem‑level verification plans from...SeniorFlexible hoursAstera Labs
San Jose, CA2 days ago$200k - $300k
...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation... ...criteria. Verify compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, and other critical SoC...SeniorFull timeFlexible hoursAuradine
Santa Clara, CA5 days ago- ...About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In... ..., protocol verification, and memory subsystem behavior, with enough breadth in RTL... ...MMUs (SMMU or IOMMU) and interrupt controllers, and working knowledge of the associated...SeniorFull timeInternshipLocal areaImmediate startShift work
Intel
Santa Clara, CA1 day ago - ...Description Position Overview We are seeking an experienced Design Verification Engineer to support the development and verification of high-... ..., DMA engines, Networks-on-Chip (NoCs), crossbars, and memory subsystems. The ideal candidate will have strong hands-on...SeniorLocal areaNight shift
Nesco Resource, LLC
San Jose, CA13 days ago - ...future. Whether you’re designing next-gen processors, enabling... ...Group (AECG) seeks a Senior Staff Silicon Design Verification Engineer to provide technical... ...of cutting-edge DRAM Memory Controller IPs (DDR5, LPDDR6, HBM4... ...such as DDR, LPDDR, and HBM. Requires strong understanding...Full timeNight shift
AMD
San Jose, CA3 days ago $150k - $220k
...fundamentally change the design, economics,... ...We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the... ...configuration, integration, and verification planning of Arm processor... ...bus interconnects, memory controllers, and peripheral IP...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA5 days ago$168k - $264.5k
...are looking for an experienced Mixed Signal Design Validation Engineer with a strong background in LPDDR, GDDR, and HBM memory technologies. As part of our high-speed mixed... ...with experience in Git and JMP for version control and data analysis. Ability to work in a fast...SeniorNVIDIA Corporation
Santa Clara, CA2 days ago- ...want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons... ...include: Lead verification planning and execution from subsystem to full chip. Collaborate with the CTO, design and software...SeniorFlexible hours
Persimmons, Inc.
San Jose, CA1 day ago $293k
...Ampere is a semiconductor design company for a new era, leading the future of computing... ...Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized... ...Prior knowledge with PCIe, Ethernet, DDR, HBM, PCIe, CXL, AMBA (AXI / CHI), System C,...SeniorLocal areaAmpere Computing LLC
Santa Clara, CA4 days ago$167.7k - $245.2k
...Because full product development-from design to qualification to production-is within... ...world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in... ...define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms...SeniorFull timeTemporary workLocal areaFlexible hoursCisco
San Jose, CA14 hours ago$167.7k - $245.2k
...Because full product development—from design to qualification to production is within... .... Your Impact As an ASIC Design Verification Engineer, you will play a critical role in... ...define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms...SeniorFull timeTemporary workLocal areaFlexible hours020 Cisco Systems, Inc.
San Jose, CA1 day ago$190.2k - $285.4k
...Inc. Job Area: Engineering Group, Engineering Group... ..., you will plan, design, optimize, verify, and... ...0+ years in SOC-level verification with good understanding... ...selected part of the subsystem Design Verification to... ...Solid understand of memory organization, fault-tolerant...SeniorWork experience placementImmediate startWork from homeQUALCOMM, Inc.
Santa Clara, CA3 days ago$175.5k - $311.7k
...SoC DRAM Memory Subsystem Validation Engineering Program Manager Cupertino, California, United States... ...Apple's DRAM architecture, Memory Controller Design and DV, DDR PHY, DRAM product engineering... ...multi-functional teams: Design, Verification, Silicon Validation,...Relocation- ...future. Whether you’re designing next-gen processors,... ...success on the memory subsystem across our silicon portfolio... ...and the memory controller, Network-on-Chip and... ...experience collaborating with engineers located in different... ..., LRDIMM, CUDIMM). HBM experience is a plus....SeniorFull timeNight shift
AMD
San Jose, CA3 days ago - ...Description Job Description Hello, Job Title : Design Verification Engineer Client: Arrow Electronics Experience... ...performance IPs (compute arrays, DMAs, NoCs, memory subsystems) Key Skill: SV/UVM, PCIe/Ethernet/HBM What You'll Be Doing: Strong in SV/UVM...H1bImmediate startNight shift
Inabia Software & Consulting Inc.
San Jose, CA6 days ago $152k - $179k
...Description Job Description Senior Memory Validation Engineer Location: Santa Clara... ...to join the ASIC design team and help change that... ...automation layer for the memory subsystem: building test... ...of next-generation memory controllers. This is a hands-on...SeniorFull timeCertified Employment Group
Santa Clara, CA22 days ago$221k - $301k
...Principal Memory Design Engineer/Senior Technical Manager Category Chip Design Location San Jose, CA Experience More than 8... ...development. ~ Skilled in developing comprehensive design verification and test plans. ~ Familiarity with Logic Equivalence...SeniorTemporary workMediaTek
San Jose, CA3 days ago- ...Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and... ...tests in C,SV,UVM Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA...Senior
Mirafra Technologies
San Jose, CA4 days ago $200k - $350k
...Senior Design Verification Engineer Mountain View, CA – Onsite $200k–$350k base + equity We’re working with an early-stage AI compute company... ...-contributor role with scope across complex IP, subsystems and full-chip verification. The role Own a verification...SeniorVisa sponsorshipNight shiftAcceler8 Talent
Mountain View, CA3 days ago$231.5k - $330k
...Altera is seeking a Senior Lead Design Engineer to provide hands-on... ...direction across complex subsystems, product generations... ..., interconnect, memory access, or programmable... ..., integration, verification support, timing closure... .../CXL, Ethernet, DDR/HBM memory subsystems,...SeniorLocal areaShift work191 Altera Corporation
San Jose, CA1 day ago$136k - $218.5k
...We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel...SeniorNVIDIA Corporation
Santa Clara, CA2 days ago$200k - $300k
...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI... ...and reset topology, low power behavior, and the IO and memory subsystems that carry real traffic. You will work in one or more of...Flexible hoursVelaura
Santa Clara, CA3 days ago- ...ASIC Design Verification Engineer [Security Group] – Sr Staff Qualcomm is seeking a Hardware Engineer to drive innovation in electronic systems... ...market launch. Responsibilities: Collaborate with subsystem and SOC Architects to understand high-level system...Senior
Anysilicon
Santa Clara, CA4 days ago - ...building a company and culture designed to last - one grounded in... ...first highly programmable in-memory computing architecture,... ...Will Do Develop and execute verification plans across the SoC/IP verification... ...Bring BS in Electrical Engineering, Computer Science, or a...Senior
Entrada Ventures
Santa Clara, CA3 days ago $90 per hour
...sensor, Physical AI, and control data demands of software-defined... ...are looking for talented engineers and leaders who have an... ...to drive cutting edge designs from concept to silicon to... ...the future of mobility. Senior ASIC Design Verification Engineer Summary As...SeniorFlexible hoursEthernovia
San Jose, CA2 days ago$231.44k - $282.88k
...market segment of chip design, including artificial... ...a Principal Design Verification Engineer to lead verification... ...coherent interconnect subsystem used in high-performance... ..., ordering, flow control, buffering behavior,... ...chip interconnects, CPU memory-subsystem behavior,...Work experience placementSiFive, Inc.
Santa Clara, CA3 days ago$150k - $250k
...Description Design Verification Engineer Role Overview We are seeking Design... ...for complex SoC blocks and subsystems. Build and maintain... ...such as compute engines, memory subsystems, caches, interconnects... ..., processors, DMA, and control logic. Perform hardware/software...Permanent employmentTemporary workActalent
Santa Clara, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Design Verification Engineer Memory Controller Subsystem (HBM). Be the first to apply!
Related searches
- senior software design engineer San Jose, CA
- soc design engineer San Jose, CA
- digital design engineer San Jose, CA
- senior physical design engineer San Jose, CA
- senior manager product engineering San Jose, CA
- manufacturing design engineer San Jose, CA
- rtl design engineer San Jose, CA
- staff design engineer San Jose, CA
- design engineer San Jose, CA
- cad design engineer solidworks San Jose, CA