Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Design Verification Engineer

Nesco Resource, LLC

Job Description

Job Description

Position Overview

We are seeking an experienced Design Verification Engineer to support the development and verification of high-performance IPs, including compute arrays, DMA engines, Networks-on-Chip (NoCs), crossbars, and memory subsystems.

The ideal candidate will have strong hands-on experience developing and maintaining scalable SystemVerilog/UVM testbenches , along with deep knowledge of AXI protocols, performance verification, regression analysis, and coverage closure.

This program is already in execution, so we are looking for someone who can quickly integrate into the team and contribute in a fast-paced environment with evolving processes and limited documentation.

Key Responsibilities Develop, enhance, and maintain scalable SystemVerilog/UVM verification environments and testbenches for complex, high-performance IP. Perform verification of AXI-based interfaces, NoC/Crossbar architectures, DMA engines, compute arrays, and memory subsystems . Develop verification strategies focused on functional correctness, performance, and system-level behavior. Execute and analyze regression testing, including failure triage, debugging, and root-cause analysis.
  • Drive functional and code coverage closure and support overall verification sign-off.
  • Identify performance bottlenecks and validate performance requirements across complex IP and subsystem designs.
  • Work effectively within established customer tools, flows, and verification methodologies.
  • Adapt quickly in a fast-moving environment where processes and documentation may still be evolving.
  • Collaborate with verification, design, architecture, and other engineering teams to achieve verification milestones.
  • Provide clear daily and/or weekly progress updates to customer and project stakeholders.
  • Support overall verification closure and ensure high-quality project delivery.
Required Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science , or a related technical discipline.
  • 5 15 years of relevant experience in ASIC design verification, SoC verification, or a related field .
  • Strong hands-on expertise with SystemVerilog and UVM .
  • Experience developing and maintaining complex, scalable UVM testbench environments .
  • Strong knowledge of AMBA AXI protocols and interface verification.
  • Experience verifying NoC, Crossbar, DMA, compute, and/or memory subsystem architectures .
  • Strong experience with regression execution, failure triage, debugging, and coverage closure .
  • Experience with performance-focused verification and analysis.
  • Working knowledge of scripting and automation using Python, Perl, Make , or similar tools.
  • Strong debugging, analytical, and problem-solving skills.
  • Ability to work independently and contribute effectively within a highly technical engineering team.
  • Strong written and verbal communication skills, including the ability to communicate technical progress and issues effectively to customer stakeholders.
  • Experience working on large-scale ASIC/SoC verification programs .
  • Experience with high-performance compute, networking, or memory-related IP.
  • Experience working in fast-paced or start-up-style engineering environments.
  • Familiarity with customer-specific verification tools, flows, and methodologies.
  • Demonstrated ability to drive verification activities through coverage and sign-off closure .
Nesco Resource offers a comprehensive benefits package for our associates, which includes a MEC (Minimum Essential Coverage) plan that encompasses Medical, Vision, Dental, 401K, and EAP (Employee Assistance Program) services.

Nesco Resource provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws.
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Design Verification Engineer in San Jose, CA vacancy
  •  ...machines from the ground up. Responsibilities Closely work with designers and architect to come up with verification and execution plans Influence and drive verification environment architecture with a team of engineers Participate in verification of a complex IP block, take... 
    Senior

    Black Sesame Technologies Inc

    San Jose, CA
    2 days ago
  • $148.5k - $165k

     ...deploy tailored architectures to meet their unique infrastructure requirements. Discover more at Role Overview As a Senior Design Verification Engineer, you will help define and deliver robust verification for next-generation connectivity silicon that enables rack‑scale... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $90 per hour

     ...world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility. Senior ASIC Design Verification Engineer Summary As a Senior ASIC... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  •  ...Job Details: Job Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $130k - $221k

     ...intelligence, inspiring the world to learn, communicate and advance faster than ever. About the Role As a Senior Design Verification Engineer, you will develop and support the tools, automation, and flows used to design, verify, and tape out advanced memory products... 
    Senior
    Full time
    Local area
    Immediate start

    Micron USA Inc

    San Jose, CA
    19 hours ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to verify complex... 
    Senior
    Flexible hours

    Velaura

    Santa Clara, CA
    1 day ago
  • Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and...  ...tests in C,SV,UVM Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA... 
    Senior

    Mirafra Technologies

    San Jose, CA
    2 days ago
  • $167.7k - $245.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're able...  ...future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc.

    San Jose, CA
    19 hours ago
  •  ...Global delivers world‑class end‑to‑end engineering solutions by leveraging our deep...  ...and innovation, perpetually driven to design, develop, and test as a trusted partner...  ...eager to hear from you. Experience Level Senior Design Verification Engineer (6–14 years of relevant... 
    Senior
    Full time
    Remote work
    Flexible hours

    QuEST Global

    Sunnyvale, CA
    4 days ago
  • $153.5k - $310.5k

    ## Senior Design Verification EngineerApplylocations: Sunnyvale, California, United States of Americatime type: Full timeposted on: Posted Yesterdayjob...  ...a talented and driven **Senior** **Design Verification Engineer** with specialized knowledge and experience in **emulation... 
    Senior
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    19 hours ago
  •  ...bachelor's degree in electrical or computer engineering, accompanied by a minimum of 8 years of...  ...in ASIC or a related discipline. Verification closure with team Make/Perl/Python Ensure...  ...product engineering and semiconductor design services. A rich history of over two decades... 
    Senior
    Temporary work
    Work at office
    Immediate start
    Night shift

    Einfochips

    Mountain View, CA
    2 days ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. THE PERSON: We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 
    Senior

    AMD

    Santa Clara, CA
    4 days ago
  •  ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  ..., and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    Calsoft Labs

    San Jose, CA
    3 days ago
  •  ...team and play a critical role in making a global impact, we want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons inference chiplet, that runs the smallest to largest AI models.... 
    Senior
    Flexible hours

    Persimmons

    San Jose, CA
    14 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is within...  ...Participate in the ASIC design verification for Cisco high-end switching products....  ...in electrical/computer science/computer engineering/related degree and 7+ years of related... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    2 days ago
  •  ...Position: Design Verification Engineer (eInfochips Inc) Job Description What You'll Be Doing Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are Looking For Responsible... 
    Full time
    Temporary work
    Work at office
    Night shift

    Arrow Enterprise Computing Solutions

    San Jose, CA
    1 day ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by...  ...the location with your own transportation arrangements. Seniority Level Mid‑Senior level Employment Type Full‑time #J-18808... 
    Full time

    QuEST Global

    San Jose, CA
    3 days ago
  •  ...Job Description – Senior Design Verification Engineer Experience: 3-10 Years Location: Bangalore / Ahmedabad / Pune / Hyderabad Job Overview: We are seeking an experienced and highly skilled Senior Design Verification Engineer with 3-10 years of hands-on experience in... 

    Eximietas Design LLC

    San Jose, CA
    2 days ago
  •  ...Intel & Silicon Chassis Intel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will...  ...products. Position Overview You will work alongside senior engineers to build testbenches, write constrained-random tests... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    19 hours ago
  • $121.9k - $195k

     ...important power efficiency. We are looking for engineers that want to create new designs that can evolve rapidly over the next several generations...  ...architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation are... 
    Full time
    Local area
    Worldwide

    Broadcom Corporation

    San Jose, CA
    4 days ago
  •  ...Multiple Design Verification (DV) Opportunities - U.S. Based (Hybrid & Onsite) We are partnered with several cutting-edge semiconductor client s who are actively hiring Design Verification Engineer s across a range of domains. These roles are NOT fully remot... 
    Night shift

    Jobrapido

    San Jose, CA
    1 day ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    1 day ago
  •  ...Position Design Verification Engineer (Einfochips) Job Description Experience: 6+ Years Location: San Jose CA What candidate will Be Doing At-least 6+ years of experience in System Verilog HVL and C++/C At-least 6+ year of experience in UVM. Experience in complete verification... 
    Full time
    Temporary work
    Work at office

    Arrow Enterprise Computing Solutions

    San Jose, CA
    1 day ago
  • $97.7k - $182.62k

     ...message the job poster from Capgemini Engineering About the Job You're Considering Join...  ...collaborative and forward-thinking team as a Design Verification Engineer, contributing to the...  ..., certifications, experience, skills, seniority, performance, sales or revenue-based metrics... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    19 hours ago
  • $80 - $90 per hour

     ...Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will...  ...’s degree in computer engineering/Electrical Engineering Seniority level Seniority level Not Applicable Employment type Employment... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    1 day ago
  • $120k - $200k

     ...efficiency, and faster time to value. About the team The Design Verification team works on the RDU, SambaNova's chip for machine learning...  ...alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    SambaNova

    San Jose, CA
    4 days ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact info Job Title: Design... 

    Rootshell Enterprise Technologies

    Santa Clara, CA
    19 hours ago
  • $184.7k - $324.8k

     ...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  •  ...SoC Design Verification Engineer Location: San Jose, CA Remote/Onsite: Onsite Types of Hire: Fulltime We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role... 
    Full time
    Local area
    Remote work
    Night shift

    E-Solutions

    San Jose, CA
    4 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure... 

    Omega Solutions

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Design Verification Engineer. Be the first to apply!