Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

$120k - $200k

SambaNova

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) - a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the team

The Design Verification team works on the RDU, SambaNova's chip for machine learning and AI workloads. This group focuses on chip-level control and initialization: sequencing, state transitions, clocking, and recovery across multiple subsystems on the chip. You'll build SystemVerilog and UVM verification environments alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through closure. The team works closely with the broader verification organization, so debugging and root-causing issues often means coordinating across groups rather than working in isolation.
About the role

SambaNova Systems is looking for a talented and motivated Design Verification Engineer, DFT to help us build state of the art RDU chips for machine learning and artificial intelligence.
Responsibilities
  • Develop and execute comprehensive verification plans for complex chip-level control and initialization features
  • Develop SystemVerilog/UVM based verification environments, test sequences, checkers, assertions, and functional coverage
  • Verify complex sequencing, dependencies, state transitions, and recovery scenarios across multiple chip subsystems
  • Develop directed and constrained-random tests to identify architectural and implementation corner cases
  • Closely work with architects, RTL designers, firmware, and other verification teams to understand design intent and drive verification closure
  • Debug simulation and regression failures and work with design teams to root-cause and resolve issues
  • Analyze regression failures, functional and code coverage and drive verification to closure
Required Qualifications
  • B.S. in Computer Science, Computer Engineering, or related field
  • 5+ years relevant industry experience
  • Strong understanding of digital design, SoC architecture, and verification methodologies
  • Strong proficiency in SystemVerilog and UVM is required
  • Experience with constrained-random verification, functional coverage, and assertion-based verification
  • Good understanding of chip initialization, control sequencing, clocking, and cross-domain interactions
  • Strong simulation debug and problem-solving skills
  • Proficiency in scripting languages, e.g. Python, Perl, TCL and shell scripting, etc. is required
Preferred Qualifications
  • Familiarity with CDC/RDC concepts and verification methodologies
  • Fluency in Claude / AI tools for verification development and debug

Base Salary Range:

Base Pay Range

$120,000-$200,000 USD

Submission Guidelines Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified.


EEO Policy SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.
Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in San Jose, CA vacancy
  • $180.2k - $297.2k

     ...by millions of people around the world. Come build with us!Role and ResponsibilitiesWe are seeking a highly skilled GPU Design Verification Engineer (GCDV) to join our team at SARC/ACL. As a key member of our team, you will concentrate on graphics core verification, with... 
    Suggested
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $151k - $251.8k

     ...performance computing devices consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate... 
    Suggested
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment... 
    Suggested
    Local area

    Texas Instruments

    Santa Clara, CA
    5 days ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Suggested
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    7 days ago
  • $105.65k - $149.15k

    Job Details:Job Description: About Intel & Silicon ChassisIntel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel... 
    Suggested
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $141.91k - $269.1k

     ...Details:Job Description: Performs functional verification of graphics logic components, including...  ..., media, and display, to ensure design will meet specification requirements.Defines...  ...’s degree in electronics, computer engineering, or related engineering with 5+ years of... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment... 
    Local area

    Texas Instruments

    Santa Clara, CA
    5 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC-V CPU cores. You’ll work closely with CPU architects, RTL designers... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    5 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE: We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    7 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    7 days ago
  •  ...Design Verification Engineer As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug... 

    Kasmo Global

    San Jose, CA
    2 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure... 

    Omega Solutions

    Santa Clara, CA
    2 days ago
  •  ...Design Verification Engineer Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking a Design Verification Engineer for one of our clients. Location: Santa Clara, CA – Onsite Job... 

    Rootshell Inc

    Santa Clara, CA
    2 days ago
  • $72.59 - $92.59 per hour

     ...Onsite role Pay: $72.59/HR to $92.59/HR Job Description: We are seeking a skilled and proactive Design Verification Engineer to join our team. The ideal candidate will have a strong background in product design, from concept to production, with proven experience... 

    The Fountain Group

    Santa Clara, CA
    5 days ago
  • $143.8k - $230k

     ...In Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is... 
    Full time
    Local area
    Worldwide

    Broadcom Corporation

    San Jose, CA
    1 day ago
  • $120k - $200k

     ...Design Verification Engineer San Jose, California, United States The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally... 
    Full time
    Temporary work
    Local area
    Flexible hours

    SambaNova Systems

    San Jose, CA
    2 days ago
  •  ...Job Title: SoC Design Verification Engineer Location: San Jose, CA Job Description: We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves... 
    Night shift

    SWITS DIGITAL Private Limited

    San Jose, CA
    2 days ago
  •  ...Micro-Processor Design Verification Engineer Responsibilities (depends on the detailed assignment, the candidate may actually carry out a portion of the responsibilities below): Design the verification architecture of a high-end 64 bit super scalar micro-processor... 

    Netpace

    Santa Clara, CA
    2 days ago
  •  ...Design Verification Engineer We are seeking a skilled Design Verification Engineer to join our hardware engineering team. The ideal candidate will be responsible for verifying complex digital designs using advanced verification methodologies to ensure high-quality... 

    Redolent

    Santa Clara, CA
    5 days ago
  •  ...Title: Design Verification Engineer Austin, TX / Sunnyvale, CA Onsite Contract to Hire Responsibilities Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification Develop... 
    Contract work

    Kasmo Global

    Milpitas, CA
    5 days ago
  • $121.9k - $195k

     ...critically important power efficiency. We are looking for engineers that want to create new designs that can evolve rapidly over the next several...  ...including architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation... 
    Full time
    Local area
    Worldwide

    Broadcom Corporation

    San Jose, CA
    17 hours ago
  •  ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min... 

    Software Technology Inc

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able...  ...world. Your Impact Set vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    4 days ago
  • $113k - $169.6k

     ...Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering General Summary:...  ...Bluetooth, and RF transceiver. Ideal candidate will have: *RTL Design *ASIC front-end experience *Scripting Languages knowledge... 
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $184.7k - $324.8k

     ...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to... 
    Relocation

    Apple

    Cupertino, CA
    5 days ago
  • $200k - $300k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence... 
    Flexible hours

    Auradine

    Santa Clara, CA
    4 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    4 days ago
  • $126.8k - $190.9k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $168k - $264.5k

     .... Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the opportunity to have real... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!