CPU/SOC Power Analysis & Optimization Engineer
$105k - $260kVentana Micro Systems
Ventana is building the highest-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads, with real silicon, not slideware. Our second-generation Veyron core (V2) is on track to ship early next year, featuring an aggressive wide-issue pipeline and built in 4nm. Development on Veyron V3 is ramping now, with even greater performance and deep AI platform integration. This is your opportunity to work alongside engineers who built iconic processors like the AMD K6 and the first 64‑bit ARM server processor (X-Gene at AppliedMicro)—bringing decades of CPU innovation to a clean‑slate, open‑standards future. You can check us out here: Ventana Micro - YouTube. CPU/SOC Power Analysis & Optimization Engineer For this role, the candidate must have strong analytical skills and background in power, micro‑architecture and scripting to support the following activities on CPU, Compute Subsystem, and SOC designs: Responsibilities Characterization and development of dynamic power estimation and management features Develop energy models for early power estimation, what‑if analysis and power targets Support RTL and gate‑level power rollup and analysis Analyze various workloads to identify power reduction opportunities Evaluate, evangelize, and implement power optimizations in both RTL and gates Identify best power sign-off tests to improve power analysis coverage Develop flows & heuristics to accelerate power triage on large power data sets Present power results on a regular basis Qualifications Required 8+ years industry experience with high performance CPU or GPU, memory subsystem, or related system-level designs Bachelors or Masters degree in related engineering field Strong domain knowledge of computer architecture Knowledge of low power ASIC design and implementation techniques Ability to work independently and across geographies Excellent communication skills, self‑motivated and well organized Skills Desired Verilog/SystemVerilog development experience Industry experience with CPU microarchitecture (e.g. x86, ARM, SPARC, MIPS, RISC-V, POWER) and/or coherent caching systems Experience with a broad range of high frequency design considerations (timing, multiple clock domains, clock distribution) including power. Experience with typical front‑end tools including: Verilog simulators, waveform viewers, and linting tools, as well as logic synthesis and place and route Experience in compiled and/or interpreted (Python, perl) languages Experience in product level power budgeting and projection Experience in Joules, PowerArtist, PTPX or similar power analysis tools Experience in data mining applications to power modeling & triage Experience in power use‑case definition and analysis Experience in post‑silicon power correlation is a plus Experience in power management techniques is a plus BASE SALARY RANGE: $105,000 TO $260,000 per year EEOE: Ventana is an Equal Employment Opportunity Employer. We value diversity and uphold an inclusive environment where all people feel that they are equally respected and valued. Qualified applicants will receive consideration without regard to race, color, creed, religion, sex, sexual orientation, national origin or nationality, ancestry, age, disability, gender identity or expression, marital status, veteran status, or any other category protected by law. COVID-19: Ventana encourages all employees to be fully vaccinated (and boosted, if eligible) against COVID‑19. We do require Proof of vaccination (or proof of a negative PCR test) to work in the office or meet with customers/ business partners. NOTICE: External Recruiters/ Staffing Agencies: Ventana Micro instructs agencies not to engage with its employees to present candidates. Employees are not authorized to enter into any agreement regarding the placement of candidates. All unsolicited resumes received as gratuitous submissions. We reserve the right to directly contact any candidate speculatively submitted by a third party. Such contact will not constitute acceptance of any contractual arrangement between Ventana and the agency, and Ventana will not be liable for any fees should it choose to engage the candidate’s services. All external recruiters and staffing agencies are required to have a valid contract executed by Ventana’s CFO. PLEASE NOTE: Fraudulent job postings/job scams are increasingly common. Our open positions can be found through the careers page on our website. #J-18808-Ljbffr Ventana Micro Systems
$105k - $260k
A leading technology company is seeking a CPU/SOC Power Analysis & Optimization Engineer to enhance dynamic power estimation and management features. Applicants should have over 8 years of experience with CPU or GPU designs, along with a Bachelor's or Master's in engineering...Suggested$205.74k - $251.46k
SiFive, Inc. is seeking a candidate to optimize design power through analysis and innovative techniques. Responsibilities include collecting and analyzing IP power consumption, guiding design for efficiency, and correlating power models with RTL and silicon. The ideal...Suggested$147.4k - $272.1k
...intricate challenges? Join the Low Power group at Silicon... ...capabilities for the Silicon Engineering Power team. Your contributions... ...of flows and tools for power analysis, optimization, and verification, seamlessly... ...Solid grasp of VLSI designs and SOC design processes....SuggestedRelocation$136k - $218.5k
We’re looking for a Senior Power Architecture & Optimization Engineer to push the limits of energy efficiency using... ...trained specifically for power analysis. NVIDIA’s leadership in accelerated... ...the most energy‑efficient GPUs and SoCs in the industry. As AI and graphics...Suggested$136k - $218.5k
NVIDIA Gruppe is seeking a Senior Power Architecture & Optimization Engineer in Santa Clara, California. This role involves utilizing advanced analytics and AI to enhance energy efficiency of GPUs and SoCs. Candidates should have a solid background in power architecture...Suggested- Velaura in Santa Clara is seeking a CPU RTL Engineer to design RTL for their next-generation Physical AI SoC. The role involves optimizing CPU cores and collaborating with various engineering teams to bring innovative concepts to production silicon. Ideal candidates will...
$150k - $220k
...life. We are seeking an experienced SoC Power Architecture Engineer to define, design, and implement... ..., switchable, and retention domains optimized for low-power use cases · Design and... ...crossings · Experience with power analysis tools (e.g., Synopsys PrimeTime PX,...Full timeWork at officeImmediate startVisa sponsorshipNight shift- Intel Corporation in Santa Clara is seeking a Power and Performance Design Engineer to design and optimize cutting-edge IPs and SoCs. You will play a critical role in... ...extensive experience in power and performance analysis, will work cross-functionally, and is passionate...
$168k - $264.5k
Nvidia is hiring a Senior SOC/IP Methodology Engineer to help design and... ...for developing and optimizing semi-custom RTL to GDS... ..., and high‑quality analysis flows. You will drive... ...knowledge in Synthesis, CTS, Power Optimization,... ...performance designs like CPU, GPU and machine...$125k - $275k
...increasingly constrained by power, memory bandwidth,... ...architects and engineers to rethink how AI,... ...are looking for a CPU RTL Engineer to... ...Physical AI SoC. In this role, you... ...implementation, and optimization of RTL for CPU... ...pipelining, critical‑path analysis, timing closure...Flexible hours- A leading technology company based in Santa Clara seeks a CPU Physical Electrical Analysis Engineer. The role includes driving block-level design and power-grid analysis in a collaborative environment. Applicants should have a BS and 10+ years of experience, with skills...
$198.7k - $298.1k
Qualcomm is seeking an experienced engineer to transform the industry through next-generation... ...electrical analyses and developing power grid specifications while collaborating with... ...and will contribute to high-performance CPU solutions. The position offers a salary range...$140k - $190k
Sr. Signal and Power Integrity Engineer, Satellites (Starlink) Sunnyvale, CA SpaceX... ..., mechanical, thermal analysis, software, and antenna/RF engineering... ...subcomponents Design and optimize transition structures for... ...large processors, FPGAs, SoC, or ASICs with complex...Permanent employmentTemporary workWorldwideWeekend work$181.1k - $318.4k
...found it. Join us to help deliver groundbreaking Apple products! We are looking for a strong candidate to join our CPU team focusing on power budgeting, analysis, and identification of recovery opportunities at the cross-section of micro-architecture, RTL, physical design,...Relocation$158.76k - $194.04k
...Description SiFive seeks a Power‑Management/Reset/Clock... ...‑Architect and RTL Design Engineer to design industry‑leading CPU and interconnect IP, enabling... ...physical implementation team to optimize physical design for... ...industry experience in CPU and SoC clocking, reset, and power...Flexible hours$167.1k - $250.7k
...Technologies, Inc. Job Area Engineering Group > CPU Engineering General... ...that are highly optimized for the needs of the... ...Position Server Chipset Power Engineer Role... ...perform estimation, analysis, and optimization of... ...optimization of CPU and/or SoCs, and at least 5 years...Work from home$198.7k - $298.1k
...Technologies, Inc. Job Area: Engineering Group > CPU Engineering General... ...that are highly optimized for the needs of the... ...Voltus). Experience in power grid solutions... ...verification, power analysis, and STA. Proficient... ...objectives of various SOC blocks, and implement...Work experience placementWork from home$210k - $265k
...simultaneously reducing capital and power costs and improving... ...execution mode and has a world-class engineering team with decades of... ...networking systems, ensuring optimal efficiency, reliability, and... ...conversion systems, including circuit analysis, simulation, control loop...$126.8k - $190.9k
...products!Apple’s Silicon Engineering Group (SEG) is hiring... ...engineers for CPU block-level implementation... ...design feasibility and power, performance, and area... ...microarchitecture and logic (RTL) optimizations using synthesis and... ..., PnR, STA and Power analysis tools, along with...Relocation$100k - $224.25k
...Deep Learning Compiler Engineer. NVIDIA is hiring... ...world are using GPUs to power a revolution in deep learning... ...developing compiler optimization algorithms. You’ll... ...performance tuning and analysis, crafting and implementing... ...crowd: Knowledge of CPU and/or GPU...$136k - $218.5k
...is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver... ...least one of: di/dt analysis and mitigation,... ...groundbreaking GPU, CPU, or AI accelerator silicon... ..., or feature optimization. We're rebuilding our... ...domain PDN ownership at SoC level — die +...Full timeLive in$100k
...high performance RISC‑V CPU from scratch, and share... ...looking for a talented engineer to join our CPU design... ...core configurations and optimizing PPA. You’ll work on a... ...functional, timing, and power‑converged design. This... ...for simulation and power analysis. Skilled in synthesis,...Permanent employment- ...the automotive industry. The Power Center of Excellence team’s mission... ...include utilizing engineering tools and processes to successfully... ...power integrity (PI) and optimize designs for stability and minimal... ...power system modeling and analysis. Experience with designing, prototyping...
- ...Cupertino, California is searching for a Power Integrity Engineer to join their iPhone Hardware... ...collaborating with multi‑functional teams to optimize performance. Candidates should... ...experience, with skills in power integrity analysis and simulation tools. Apple offers...
- ...doing Define best‑in‑class power delivery design and optimization practices from die/... ...MS or PhD in Electrical Engineering or a related field, or equivalent... ...‑domain PDN impedance analysis and time‑domain transient... ...‑end PI for a major GPU, CPU, or ASIC program from initial...Work experience placement
- E-Space is seeking an experienced EM/IR Analysis Engineer in Saratoga, California. The role involves leading EM/IR drop analysis for complex SoC designs, defining power delivery network strategy, and collaborating with teams to ensure sign-off compliance. Candidates should...
$181.1k - $318.4k
CPU Physical Electrical Analysis Engineer Santa Clara, California, United States Hardware Imagine what you could... ...driving the block and top level design of power-grid and analysis of high... ...and sign-off closure, and with the SoC level teams to meet IP delivery quality...Relocation$163k - $237k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...design disciplines involving power delivery and advanced process... ...and IR drop) from budgeting to analysis to verification and signoff.... ...will drive reliable products by optimizing, analyzing, customizing, and...Full timeWorldwide- ...seeking talented, motivated engineers to drive the Power Constrained Performance of... ...‑Si correlation, workload analysis, setting PPA targets and... ...silicon power modeling (HW‑IP, SoC, Multi‑GPU nodes/clusters)... ...for power behaviors and optimization opportunities Scripting...
$163k - $237k
...Bachelor's degree in Mechanical Engineering, Material Engineering,... ...Experience with signal and power integrity with various high... ...Excellent programming and data analysis skills with MATLAB, Python,... ...Responsibilities Drive SI/PI analysis and optimization for HPC based on 2.5D/3D...Full timeWorldwide
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to CPU/SOC Power Analysis & Optimization Engineer. Be the first to apply!
- energy efficiency engineer Cupertino, CA
- power engineer Cupertino, CA
- power integrity engineer Cupertino, CA
- energy engineer Cupertino, CA
- failure analysis engineer Cupertino, CA
- data analysis part time Cupertino, CA
- director business analysis Cupertino, CA
- system analysis design Cupertino, CA
- analysis manager Cupertino, CA
- senior manager financial planning & analysis Cupertino, CA

