Senior SoC Verification Engineer - UVM, Formal & Debug Lead
Google Inc.
A leading technology company in Mountain View is seeking an experienced validation engineer to develop custom silicon solutions that power innovative products. This role involves planning and executing verification activities, ensuring design accuracy while mentoring junior team members. Ideal candidates should possess significant experience with UVM and SystemVerilog, complemented by advanced degrees in relevant engineering fields. Competitive compensation with benefits and opportunities for equity is offered. #J-18808-Ljbffr Google Inc.
Vacancy posted 11 hours ago
Similar jobs that could be interesting for youBased on the Senior SoC Verification Engineer - UVM, Formal & Debug Lead in Mountain View, CA vacancy
$181.1k - $318.4k
...As part of the Wireless SOC team, you will have the opportunity... ...reusable best-in-class UVM Testbenches, implement... ...of multi-chip SOC debug architecture. As a Design Verification Engineer on our team, you\'ll be at... ...environment. Experience with Formal Verification. In-depth...SuggestedRelocationNight shift- A leading technology company in Santa Clara is looking for a Design Verification Engineer to ensure the functionality and performance of their SOCs. The role involves developing test plans, collaborating with design teams, and verifying various hardware components. The...Senior
- An established industry player is seeking a skilled verification engineer with extensive experience in UVM and SystemVerilog. This role involves defining and... ...verification environment, writing test plans, and debugging RTL and gate-level netlists. Ideal candidates will...Senior
$126.8k - $220.9k
...Apple’s Silicon Engineering Group has... ...opportunity to take the lead and contribute... ...sophisticated SoCs that are... ...highly reusable UVM TB, implement effective... ...methodology, verification on accelerated... ...multi-chip SoC debug architecture,... ...services, and for formal education...SuggestedRelocationFlexible hours$163k - $237k
...degree in electrical engineering or computer... ...experience with verification methodologies and... ...languages (e.g., UVM and SystemVerilog... ...with low power, debug, GLS, formal verification. Experience... .... Experience leading design... ...delivered to many SoCs. About the job Be...SeniorFull timeWorldwide$163k - $237k
...degree in Electrical Engineering, Computer... ...of experience with verification methodologies and languages such as UVM and SystemVerilog.... ...methodologies including formal, GLS, UPF based... ...Silicon in complex SoCs. Experience in ARM... ...and formal tools. Debug tests with design...SeniorFull timeWorldwide- A leading technology firm seeks a skilled FPGA Verification Engineer in Mountain View. This role involves verifying FPGA designs with advanced methodologies and requires strong expertise in SystemVerilog, UVM, and debugging skills. The ideal candidate will develop verification...
$156k - $229k
...in Electrical Engineering, Computer Engineering... ...with design verification. Experience... ...three or more SoC projects/cycles... ...verification. Using your UVM and... ...SystemVerilog and UVM, or formally verify designs... ...and industry leading formal tools.... ...corner‑cases. Debug tests with...SeniorFull timeWorldwide- Expertise in ASIC/SoC verification using HVLs. Knowledge of networking protocols will be an addedadvantage... ...Verification Methodologies such as OVM,UVM,etc. Should have worked on at least one... ...an added advantage. Possess excellent debugging and problem solving skills. Excellent...Senior
$112.2k - $242k
A leading tech company in Mountain View is seeking a Design Verification Engineer to architect verification environments for ASIC SoCs. The ideal candidate will have a minimum of 8 years of experience and a deep knowledge of verification processes. Responsibilities include...SeniorFull time$106.4k - $172.15k
Palo Alto Networks, Inc. is seeking a Design Verification Engineer for our ASIC team in Santa Clara, California. This role focuses on ensuring next-generation firewall products meet performance and reliability standards. You will define verification methodologies, architect...Senior$168k - $264.5k
NVIDIA is looking for Formal Verification Engineer to help verify the design and implementation of industry's leading CPUs and other High Performance Computing Solutions. As a Formal... ...tools to realize their best performance. Debug RTL to identify causes of failure...Senior$237k - $296k
Rivian is seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team in Palo Alto. This role involves... ...the end-to-end functional verification of next-generation SoCs, ensuring bit-accurate integrity and high-bandwidth dataflow...Senior- ...experienced digital and mixed-signal verification engineer who excels working in large... ...of RNMs in mixed-signal / SoC verification Extensive... ...digital verification background UVM expertise Verification (... ...(reasonable ability to debug) Strength in linux (reasonable...Senior
Mythic
Palo Alto, CA23 days ago - ...Group (NTSG) is a leading provider of... ...impact MTS Design Verification Engineer with strong technical... ...expertise, excels in debugging intricate... ..., subsystem, and SoC levels. You will... ...Develop robust UVM‑based testbench architectures... ...(UPF), or formal verification. Familiarity...
- ...Sr. Embedded Engineer (SoC Verification and Validation Engineer) Palo Alto, CA (Onsite with flexibility... ...Summary We are looking for a Senior Embedded Software Engineer. Our... ..., device driver interfaces, debugging tools etc. Good debugging skills...SeniorContract work
Syntricate Technologies
Palo Alto, CA2 days ago - A technology solutions company in California is seeking a Verification Engineer to write SystemVerilog/UVM testbenches for ASICs and FPGAs. The ideal candidate will have a Bachelor’s degree in a related field and experience with ASIC/FPGA verification. Familiarity with...Senior
- An innovative high-tech startup in Santa Clara seeks a Senior Design Verification Engineer to architect and develop verification environments. The ideal... ...in ASIC verification, strong skills in SystemVerilog and UVM, and a passion for solving complex problems....Senior
$183k - $271k
A leading technology company in California seeks a Static Timing Analysis Manager to lead a team delivering System-on-Chip (SoC) Static Timing Analysis. You will manage functional teams, execute... ..., and collaborate with various engineering teams to ensure efficient designs...SeniorFull time$250k - $280k
...As a Principal Design Verification Engineer , you will own the... ...complex IPs or full‑chip SoC. You will lead a team of... ...regression infrastructure, debug, and signoff criteria... ...simulation Oversee formal verification, linting... ...: SystemVerilog and UVM methodology Functional...$132k - $189k
A leading technology company in Mountain View seeks a CPU SoC DV Engineer to ensure functional integrity of CPU subsystems through robust verification. The role requires expertise in ARM-based SoC verification... ..., and post-silicon debug. You will have the opportunity...Night shift- A tech firm focused on AI is seeking an experienced System-on-Chip (SoC) Architect in Mountain View, CA. You will lead the design of next-generation server-class silicon by translating product requirements into complex SoC architectures. Successful candidates bring industry...Senior3 days per week
- Intel Corporation is seeking a SOC Design Verification Engineer in Santa Clara, California to perform functional logic verification of integrated SoCs. If you’re passionate about innovation and have strong experience with verification methodologies, we want you on our...Senior
$168k - $264.5k
NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions!... ...requires deep knowledge of System Verilog, UVM, and C++, along with a solid grasp... ...from the crowd:*** Experience with formal verification or assertion-based...$168k - $264.5k
...are now looking for a Senior System Verification Engineer to join our Emulation... ...SpeedBridges, Accelerated UVM Testbenches). Bring up GPUs, SOCs, Switch, NIC on... .../SPI/UART Bring-up/debug issues related to CPU... ...Work constructively leading emulation vendors to debug...SeniorWorldwideFlexible hoursNVIDIA
Santa Clara, CA11 hours ago$181.1k - $318.4k
A leading technology company in Cupertino is seeking an experienced professional to join its Emulation verification team. The role involves working on verifying large SoCs and collaborating with various teams. Ideal candidates should have at least 10 years of experience...Senior- A leading technology company is seeking a Formal Verification Engineer to ensure the functional correctness of high-performance computing solutions. Collaborate with skilled engineers to define verification scope, implement methodologies, and employ advanced techniques...Senior
- Rivian is seeking a Senior Silicon Validation Software Engineer to work with the SoC validation team on innovative projects that enhance vehicle performance and autonomous capabilities. Your role will involve using C/C++ and FPGA technologies, developing benchmarking tools...Senior
$181.1k - $318.4k
A leading technology company in California seeks a senior engineer to join their GNSS design team. In this role, you'll develop cutting-edge GNSS technology for ultra-low-power applications, validate SoC through writing test firmware, and work across functional teams. Candidates...Senior$184k - $287.5k
Senior Formal Verification Engineer, GPU Kernels page is loaded## Senior Formal Verification Engineer, GPU Kernelslocations: US, CA, Santa Claratime type... ...work independently, define project goals and scope, and lead your own development effort**Ways to stand out from the...SeniorWork experience placement
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior SoC Verification Engineer - UVM, Formal & Debug Lead. Be the first to apply!
Related searches
- senior design verification engineer Mountain View, CA
- validation specialist Mountain View, CA
- verification & validation engineer Mountain View, CA
- senior verification engineer Mountain View, CA
- verification engineer Mountain View, CA
- senior validation engineer Mountain View, CA
- validation engineer Mountain View, CA
- validation consultant Mountain View, CA
- computer system validation engineer Mountain View, CA
- senior development executive Mountain View, CA