DFT/DFx Architect & RTL Lead for High-Speed IP
Jobleads-US
AMD's Circuit Technology team seeks an experienced DFT/DFx Lead to drive methodology and RTL execution for high-speed SerDes and memory IPs. You will own architecture definition, RTL implementation, and test strategies across design, verification, CAD, and test engineering, delivering robust, production-ready IP.
This role combines hands-on Verilog/SystemVerilog RTL coding with MBIST planning, ATPG support, and cross-functional collaboration to enable silicon bring-up and yield-learning
#J-18808-Ljbffr Jobleads-USVacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the DFT/DFx Architect & RTL Lead for High-Speed IP in Santa Clara, CA vacancy
- ...AI breakthroughs, or bringing leading edge products to market,... ...is looking for an experienced DFT/DFx Methodology, Architecture, and RTL Execution Lead to support high-speed SerDes PHYs, next-generation... ...and die-to-die interconnect IPs.In this role, you will own and...Suggested
AMD
Santa Clara, CA1 day ago - ...breakthroughs, or bringing leading edge products to market... ...career.THE ROLE:As a DFT Architect you will drive DFT... ...definitions of Scan, MBIST, PHY, high-speed/high-density IOs,... ..., design DFT/DFX, design block owners and... ...and Scan Compression at IP and SoC levelExperience...Suggested
AMD
San Jose, CA3 days ago - Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures... ...a range of silicon products.Define IP and subsystem roadmaps for high-speed I... ...architecture and core technology teams.Lead early architecture engagements with...SuggestedWork at officeLocal areaShift work
ARM
San Jose, CA1 day ago - ...Corporation in the San Jose area seeks a Principal NoC IP Micro-Architect to lead end-to-end architecture, microarchitecture, RTL design and technical leadership of NoC IPs for... ..., physical design and product teams to deliver high-performance interconnect solutions optimized...SuggestedNight shift
- ...for an experienced DFx Architecture, Methodology... ...with strengths in RTL and Timing to... ...stretch you as you lead design teams in new... ...working hands-on. You are highly adept at collaboration... ...validation of DFx-IPs in all phases of design... ...Siemens Tessent DFT flows, such as Tessent...Suggested
AMD
San Jose, CA4 days ago $209.5k - $299.2k
...gives us the focus, speed, and agility to... ...decades of industry‑leading FPGA expertise,... ...As a Principal NoC IP Micro‑Architect, you will lead the... ...microarchitecture, RTL design, and technical... ...teams to deliver high‑performance... ...RTL lint, CDC, RDC, DFT) to ensure high‑quality...Local areaNight shift- ...Altera is seeking a Principal NoC IP Micro-Architect in San Jose, CA to lead end-to-end NoC IP architecture, RTL design, and integration into next‑gen FPGA platforms. You... ...physical design, and product teams to deliver high‑performance, power‑efficient interconnects....Night shift
$209.5k - $299.2k
...gives us the focus, speed, and agility to... ...decades of industry‑leading FPGA expertise,... ...As a Principal NoC IP Micro-Architect, you will be responsible... ..., RTL design, and technical... ...teams to deliver high-performance interconnect... ...lint, CDC, RDC & DFT to ensure high quality...Work experience placementLocal areaShift workNight shift$200k - $275k
...and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose, CA Team... ...domains such as compute IP, processors, accelerators, analog... ...and, when appropriate, RTL development. Collaborate across... ...design expertise, encompassing high-speed and low-power RTL development...Permanent employmentFull timeWork at officeDay shiftAnalog Devices
San Jose, CA18 hours ago- ...seeking an exceptional SoC Architect to lead the architecture... ...systems, AI acceleration, high‑performance interconnects... ...leadership across RTL design, verification, physical... ...emerging processor IP, including next‑gen x86... ....Familiarity with high‑speed I/Os, multi‑chiplet partitioning...
AMD
San Jose, CA3 days ago $124k - $195.5k
...where everyone is inspired to do their best work.We're looking for a curious and driven Junior Interconnect Engineer to join our High-Speed Interconnect team onsite in Santa Clara, CA. This is a great opportunity to develop deep expertise in high-speed cable and connector...Full timeInternshipNvidia
Santa Clara, CA1 day ago- ...NVIDIA seeks a senior CPU architect to design high-performance server-class processors, bridging architecture, RTL, and physical design. You will influence power delivery, regulation, di/dt, and thermal strategies across the full stack from software to process. With...
- ...manufacturing, seeks a NOC and Cache Coherency Architect with 15+ years of expertise to drive design and... ...verification of Coherency Manager and Cache Controller IP. Collaboration with CPU core teams will be essential to ensure high-performance processor designs. The role...Night shift
- ...Omega Solutions Inc. in Sunnyvale, CA, is seeking a senior DFT engineer to lead the implementation of SSN-based test flows, including scan insertion... ...tools. The role requires extensive experience with ASICs, RTL and gate netlist DFT, ATPG pattern generation, and scripting...
- ...Cisco Systems, Inc is seeking a Lead Hardware Board Design Engineer in Milpitas, CA. You will define architecture, lead complex hardware initiatives, and collaborate with multiple teams to deliver high-performance networking products. This individual contributor role...
- ...Synopsys, Inc. seeks a visionary verification expert to architect and scale robust verification infrastructures for complex IP and SoC projects. You will lead hands-on verification efforts, mentor junior engineers, and collaborate with global teams to standardize best...
$160k - $275k
...is seeking silicon micro-architects and design engineers to... ...best-in-class silicon for high-performance and... ...memory management. High-speed connectivity and other key... ...with the verification, DFT, and physical design co-... ...plusExperience with high speed I/O IP is a plusA lot of...Daily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hours3 days per weekMatX
Mountain View, CA4 days ago$220.92k - $311.89k
...Description: Intel Integrated Photonics Solutions (IPS) is driving the future of high-speed connectivity for data centers through cutting-edge... ...400G today to 1.6T+ tomorrow.We are seeking a Lead Analog SerDes Architect / Design Engineer to join our team and shape the future...Full timeLocal areaShift workIntel
Santa Clara, CA1 day ago- ...of Amphenol Corporation, is seeking an experienced Connector Development Engineer to lead design and development of next-generation interconnect products. The role focuses on high-speed and power connectors and cable assemblies for data center, server, and storage...
- ...Inc. is seeking an experienced RTL design leader to drive complex... ...clear specifications, and deliver high-quality RTL that is robust and... ...across design, verification, DFT and implementation, with experience... ...Mentoring junior engineers and leading design reviews are also key...
- ...the next generation of supercomputing, high-performance computing, cloud, and AI. Whether... ...world forward.THE ROLE:We are seeking a lead PPA Architect to ensure that CPU Core & Cache... ...leadership role ensuring interlock between CPU IP definition from the Cores design team...Temporary work
AMD
Santa Clara, CA18 hours ago $100k
Tenstorrent is leading the industry on cutting-edge AI... ...technologists have developed a high performance RISC-V CPU... ...and lead the front-end RTL physical implementation... ...with core micro-architects to refine CPU core configurations... ...designers to “make the IP better” by optimizing...Permanent employmentTenstorrent
Santa Clara, CA4 days ago$272k - $431.25k
We are seeking a senior CPU architect with deep experience designing high-performance, high-frequency server-class processors. This role focuses on the interaction... ...candidate will understand how microarchitectural and RTL decisions translate into frequency, power delivery,...Full timeNvidia
Santa Clara, CA1 day ago$211k - $356k
...dynamic group of system architects, packaging... ...dedicated to creating high-performance, efficient... ...and maintain high-speed, cycle-accurate,... ...architects, SoC architects, IP architects,... ...characterization teams, and RTL designers to ensure... ...delivers industry-leading performance-per-...Temporary workNight shiftMediaTek
San Jose, CA4 days ago$211k - $356k
...dynamic group of system architects, packaging... ...dedicated to creating high-performance, efficient... ...SoC Architect to lead the definition, design... ...core architects, IP designers,... ...technical lead during the RTL implementation, verification... ...of high-speed I/O interfaces (PCIe...Temporary workNight shiftMediaTek
San Jose, CA18 hours ago- ...Description Job Description DAC architect and development lead focusing on high-performance digital-to-analog... ...~ Thorough familiarity with high-speed, high-resolution analog-to-digital... ...greatly accelerated by Omni Design’s IP cores and the rapidly emerging semiconductor...
Omni Design Technologies
Milpitas, CA16 days ago - ...across advanced computing platforms. You will lead footprints, padstacks, schematic symbols,... ..., and manufacturing teams to ensure high-quality libraries. The role demands 6+... ...expert footprint knowledge, and strong DFM/DFT understanding, with experience in #J-188...
- ...is seeking a Principal Firmware Architect/Engineer with a passion for firmware. You will lead design, development, and validation... ...SoCs, collaborating with memory IP teams and firmware engineers... ...proven track record delivering high-quality firmware in a fast-paced...
- ...NVIDIA Corporation seeks a Senior Mask Layout Design Engineer in Santa Clara, CA to join a multidisciplinary team and drive high-speed mixed-signal layouts using Cadence tools. You will collaborate with ASIC and mask designers to customize designs for VLSI integration...
- ...the packaging SI/PI team in defining, designing, and validating high-performance ASIC packages. You will partner with layout and system... .... The role requires deep expertise in 56G PAM4, high-speed SerDes, and advanced packaging techniques, with a track record of...Remote job
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to DFT/DFx Architect & RTL Lead for High-Speed IP. Be the first to apply!
