Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC RTL Engineer

$167.7k - $245.2k

Cisco Systems, Inc

The application window is expected to close on: 12/17/2026

Meet the Team:

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world

Your Impact:

You will be a key member of the Silicon One development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding of chip architecture. Your primary focus will be to drive high-quality Design for Test (DFT) RTL, ensuring robust and reliable silicon solutions that meet Cisco’s standards for performance and innovation. This cross-functional teamwork is essential to delivering advanced networking silicon aligned with Cisco Silicon One’s scalable and flexible architecture.

Minimum Qualifications:

  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 7 years of experience
  • Prior experience in Verilog/System Verilog coding.
  • Prior experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification).
  • Prior experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories.

Preferred Qualifications:

  • Prior experience with power optimization techniques , power intent (UPF), power estimation.
  • Prior experience with DFT/MBIST is a plus
  • Prior experience with post-silicon debug

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;
  • 1% of incentive target for each 1% of attainment between 75% and 100%; and
  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$167,700.00 - $282,000.00

Non-Metro New York state & Washington state:

$149,100.00 - $250,900.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

#J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC RTL Engineer in San Jose, CA vacancy
  • $167.7k - $245.2k

     ...development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding...  ...Qualifications:Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 7 years of experiencePrior experience in... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $136k - $218.5k

     ...lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to...  ...level.Collaborate with Cross-Functional Teams: Work closely with RTL, DFX, Clocks, and other teams to devise timing closure strategies... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $124k - $208.4k

     ...the world. Come build with us!Role and ResponsibilitiesAs a Senior Engineer GPU RTL Design Engineer, you will contribute to the design and development...  ..., power, and area (PPA).Experience with front-end ASIC design flows, including linting, synthesis, timing analysis,... 
    Senior
    Hourly pay
    Full time
    Worldwide
    Relocation

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors...  ...fully verified, high performance, area and power efficient RTL to achieve design targetsYou will be working with... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...: ASIC/SoC Verification, RTL Verification, UVM / SystemVerilog, High-...  ...highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is pivotal... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  •  ...Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom...  ...implementation, and verification of complex ASICs. Develop RTL using SystemVerilog and perform synthesis.... 
    Senior

    Apple Inc.

    Cupertino, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification...  ...of the methodology for the testbenchPartner closely with RTL and architecture teams to help refine the microarchitecture... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...process technology adoption by joining NVIDIA's Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team. In this role, you will be responsible for integrating complex IPs and subsystems... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...ContractPosted: 2026-10-06Deadline: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer...  ...BIST, and logic BIST, using Siemens Tessent tools for RTL and gate netlist DFT implementation. Generate and deliver... 
    Senior
    Temporary work
    For contractors
    Immediate start
    Relocation
    Flexible hours

    Experis

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and...  ...multiple products. This role is ideal for an RTL compose or pre-silicon verification engineer who... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $138k - $206k

     ...this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML...  ...in alignment with our Flexible Work policy.What You’ll DoDevelop RTL (Verilog/SystemVerilog) for the IO die, integrating UCIe, PCIe,... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $138k - $206k

     ...this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML...  ...+ years of experience in front-end design methodology involving RTL development for complex control and data path IPsExperience in designing... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $167.7k - $245.2k

     ...to power the future of the digital world.Your ImpactAs an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary...  ...and functional coverage implementation and review.Qualify RTL design by running Gate Level Simulations with timing... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • $167.7k - $245.2k

     ...accelerate time-to-market for future silicon.Work with Front-end RTL teams, backend physical design teams to understand chip...  ...verification. Minimum Qualifications​Bachelor’s in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    3 days ago
  • $200k

     ...Role Overview We are looking for a Senior RTL Engineer to help build Velaura’s next-generationPhysical AI SoC. In this role, you will work closely with architects, performancemodelers, software engineers, verification engineers, and physical design teams totransform... 
    Senior
    Flexible hours
    Night shift

    Velaura

    Santa Clara, CA
    1 day ago
  • $167.7k - $245.2k

     ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary...  ...functional coverage implementation and review. Qualify RTL design by running Gate Level Simulations with timing... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Webex Events (formerly Socio)

    San Jose, CA
    20 hours ago
  • $167.7k - $245.2k

     ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary...  ...functional coverage implementation and review. Qualify RTL design by running Gate Level Simulations with timing... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    020 Cisco Systems, Inc.

    San Jose, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...their best work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position offers the... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...team and play a critical role in making a global impact, we want to talk to you. What you'll do As a founding Senior ASIC Design Verification Engineer, you will own verification of the AI Persimmons inference chiplet, that runs the smallest to largest AI models.... 
    Senior
    Flexible hours

    Persimmons, Inc.

    San Jose, CA
    4 days ago
  • $163k - $236k

     ...understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and...  ...verification.Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's degree or PhD in... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $129.2k - $209k

     ...stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  •  ...Description: ~5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs ~ Strong understanding of DFT fundamentals including...  ...verification concepts ~ Strong grasp of digital design and RTL fundamentals ~ Experience with industry standard DFT/ATPG EDA... 
    Senior

    W3Global

    Santa Clara, CA
    2 days ago
  • $90 per hour

     ...and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to...  ...designs from concept to silicon to the future of mobility. Senior ASIC Design Verification Engineer Summary As a Senior ASIC Verification... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    1 day ago
  • $280k

    RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs)For Staff...  .... This is an opportunity to work on complex, cutting-edge ASIC designs that sit at the heart of some of the world's most... 
    Senior

    CyberCoders

    San Jose, CA
    4 days ago
  • $167.7k - $245.2k

     ...the candidate to have the ability to craft solutions and debug efficiently. Minimum Qualifications Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years) of experience. Prior experience in test planning based on... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    020 Cisco Systems, Inc.

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     ...and motivated Implementation Methodology Engineer for NVIDIA's elite VLSI team. This role involves...  ...optimization.Partner with architecture, RTL, DFT, physical build, and sign-off teams...  ...6+ years of hands-on proven experience in ASIC implementation methodology and EDA tool/... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $124k - $208.4k

     ...Come build with us!Role and ResponsibilitiesAs a Senior GPU Front-End Integration Engineer, you will contribute to top-level RTL integration of complex GPU blocks and...  ...GPU/CPU RTL integration knowledge, front-end ASIC flows, and a collaborative mindset that aligns... 
    Senior
    Hourly pay
    Full time
    Worldwide
    Relocation

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $193.3k - $261.5k

     ...AWS internal teams. We’re looking for a Senior SoC Modeling Engineer to join the team and deliver new...  ...debug- Work closely with architecture, RTL design, design verification, emulation...  ...expert in functional modeling for SoCs, ASICs, TPUs, GPUs, or CPUs- Are comfortable... 
    Senior
    Internship
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    5 days ago
  • $168k - $264.5k

     ...DGX systems connecting multiple ASIC chips together, FPGA...  ...looking for hardworking systems engineers who will craft FPGA prototypes...  ...platforms. We are now looking for a Senior Systems Prototyping and Emulation...  ...environments by making RTL FPGA/emulation-friendly, partitioning... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC RTL Engineer. Be the first to apply!