Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Engineer - Processor Subsystem

$150k - $220k

E-Space

Job Description

Job Description

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration, integration, and verification planning of Arm processor IP and associated subsystem components for satellite IoT connectivity ASICs. This role sits at the intersection of RTL design and functional verification, requiring a strong grasp of processor subsystem architecture and hands-on experience bringing together complex IP in a cohesive, validated design. We are looking for dedicated self-starters who thrive in a fast-paced environment, can take ownership of complex technical challenges, and drive them through to completion with minimal oversight.

Key Responsibilities:

· Configure and integrate Arm processor IP (e.g., Cortex-M series) and associated subsystem components including bus interconnects, memory controllers, and peripheral IP

· Define and implement subsystem-level RTL integration, ensuring correct connectivity, clocking, and reset architecture across all subsystem components

· Collaborate with SoC architects to translate subsystem requirements into a coherent RTL implementation

· Work closely with the verification team to define and develop comprehensive testplans covering subsystem functionality, processor interfaces, and IP integration

· Author and review design specifications and integration guides for the processor subsystem

· Identify and resolve integration issues across IP boundaries, including protocol, clocking, and reset domain crossings

· Support synthesis and timing closure for the processor subsystem in coordination with the physical design team

· Participate in design reviews and contribute to continuous improvement of design and integration methodologies

· Support bring-up and debug activities for the processor subsystem on post-silicon hardware

Required Qualifications:

· Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field

· 7+ years of experience in ASIC/SoC design with a focus on processor subsystem integration

· Strong proficiency in RTL design and integration using SystemVerilog or VHDL

· Experience working with AMBA bus protocols (AHB, APB, AXI) in the context of subsystem integration

· Demonstrated experience collaborating with verification teams on testplan definition and functional coverage

· Familiarity with industry-standard EDA tools for RTL compile and simulation (e.g., Synopsys VCS, Cadence Xcelium, Mentor Questa)

· Familiarity with synthesis flows and static timing analysis in the context of processor subsystems

Preferred Qualifications:

· Experience with Arm Corstone or similar processor subsystem reference designs, including hands-on configuration and integration of Arm processor IP (Cortex-M series or similar)

· Knowledge of low-power design techniques and their application within processor subsystems

· Familiarity with Arm tools such as Socrates, Configuration Wizard, or similar IP configuration tools

· Experience with scripting languages (e.g., Python, Tcl, Perl) for design automation and EDA tool flows

· Experience with UPF-based power-aware design flows

· Background in satellite IoT, embedded communications, or similarly constrained application domains

· Experience with post-silicon bring-up and debug of processor subsystems

This is a full time, exempt position, based out of our Saratoga office.  The target base pay for this position is $150,000 - $220,000 annually.  The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. 

 

We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.

 

E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.  

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

• An opportunity to really make a difference

• Sustainability at our core

• Fair and honest workplace

• Innovative thinking is encouraged

• Competitive salaries

• Continuous learning and development

• Health and wellness care options

• Financial solutions for the future

• Optional legal services (US only)

• Paid holidays

• Paid time off

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Vacancy posted 24 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Engineer - Processor Subsystem in Saratoga, CA vacancy
  • $150k - $220k

     ...) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...our overall quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration, integration,... 
    Senior
    Full time
    Work at office
    Visa sponsorship

    E-Space

    Saratoga, CA
    1 day ago
  • $150k - $220k

    E-Spac is seeking a Senior ASIC Design Engineer based in Saratoga, California, to lead the integration and verification of Arm processor IP for satellite IoT systems. This role requires 7+ years of experience in ASIC/SoC design, proficiency in RTL design using SystemVerilog... 
    Senior

    E-Spac

    Saratoga, CA
    2 days ago
  • $150k - $220k

    E-Space in Saratoga is seeking a Senior ASIC Design Engineer to join our processor subsystem team. This full-time role focuses on the configuration, integration, and verification of Arm processor IP for satellite IoT connectivity ASICs. You will collaborate with SoC architects... 
    Senior
    Full time

    E-Space

    Saratoga, CA
    1 day ago
  • $150k - $220k

    E-Space is seeking a Senior ASIC Design Engineer based in Saratoga, California. This role focuses on integrating Arm processor IP for satellite IoT connectivity ASICs. The successful...  ...design and the integration of complex subsystems. The position offers a competitive salary... 
    Senior

    E-Space

    Saratoga, CA
    3 days ago
  • $120k - $220k

    E-Space is looking for an experienced Physical Design Engineer to lead complex ASIC and SoC designs. With a focus on innovative satellite technology, you'll work with cutting-edge tools like Cadence Innovus. The role requires a minimum of 8 years of experience in physical... 
    Senior

    E-Space

    Saratoga, CA
    1 day ago
  • $250k - $290k

    Piper Companies is looking for a Senior ASIC Design Engineer to join a cutting-edge AI networking company onsite in Saratoga, CA Monday - Friday, to help define and build the next generation of high-performance networking ASICs. The ideal Senior ASIC Design Engineer will... 
    Senior
    Monday to Friday

    Piper Companies

    Saratoga, CA
    2 days ago
  •  ...Position: Senior ASIC Design Engineer Location: San Jose What We Offer Opportunity to work on cutting-edge AI-SSD architecture High...  ...design of next-generation SSD controllers and storage subsystems, with a focus on optimizing architectures for AI applications... 
    Senior

    InnoGrit Corporation

    San Jose, CA
    3 hours ago
  • $150k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...an experienced SoC Power Architecture Engineer to define, design, and implement power domain architectures for ASIC-based processor subsystems targeting satellite IoT connectivity applications... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Spac

    Saratoga, CA
    2 days ago
  • $136k - $212.75k

     ...protected by law.The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects...  ...of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The... 
    Senior
    Work experience placement

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • $215k - $300k

     ...company is seeking a highly experienced Packet Processor Architect to guide the development of cutting-edge networking ASICs. Responsibilities include architecting packet...  ...5 years of experience in high-throughput ASIC design and a deep understanding of networking protocols... 
    Senior

    Eridu

    Saratoga, CA
    4 days ago
  •  ...is seeking a highly experienced Packet Processor Architect in Saratoga, California. This...  ...architecting high-performance networking ASICs, collaborating closely with system microarchitects...  ...track record in packet-processing engine design, and a deep understanding of networking... 
    Senior

    Eridu AI

    Saratoga, CA
    4 days ago
  • Advanced Micro Devices in Santa Clara is looking for a skilled engineer to contribute to ASIC design for high-performance network chips. You'll work within the NTSG ASIC Design Team focusing on achieving first-pass silicon success through collaboration with architecture... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  • A leading technology company in Santa Clara is seeking an experienced Compiler Circuit Design Engineer to contribute to innovative ASIC design. In this role, you will drive the development of SRAM and register files, collaborate with compiler vendors, and integrate new... 
    Senior

    Apple Inc.

    Santa Clara, CA
    5 days ago
  • $181.1k - $318.4k

    Apple Inc. in Sunnyvale, California is seeking a Wireless Design Engineer to join their wireless silicon development team. This role involves...  ...specifications, and ensuring high performance low power ASIC designs. The ideal candidate should have at least a BS degree... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    3 days ago
  • Advanced Micro Devices is seeking an ASIC Design Engineer for their Santa Clara office. This role involves contributing to the design of high-performance network chips, collaborating with multiple engineering teams to achieve silicon success. Candidates should possess... 
    Senior
    Work at office

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  •  ...You will contribute to the ASIC (chip) design for high-performance network...  ...Physical Design teams, and product engineers to achieve first‑pass...  ...successful candidate will work with senior silicon design engineers....  ...RESPONSIBILITIES: Ethernet subsystem design and integration... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 
    Senior

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    Senior ASIC Design Engineer page is loaded## Senior ASIC Design Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted Todayjob requisition id: JR2014978NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world’s leading... 
    Senior
    Remote work

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 
    Senior

    Qualcomm

    Santa Clara, CA
    3 days ago
  • A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits in advanced process technologies. The role requires a strong VLSI background, with responsibilities including timing closure... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

    A leading technology firm in Santa Clara is looking for a Senior ASIC Design Engineer. This role involves documenting and delivering verified RTL designs while collaborating with various teams. Candidates should have over 5 years of experience in hardware engineering, a... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • $136k - $264.5k

    A leading technology company in Santa Clara seeks an experienced ASIC Design Engineer to design GPU sub-systems and implement architectural features. The ideal candidate has over 5 years of ASIC development experience, a master's degree in electrical or computer engineering... 
    Senior

    NVIDIA

    Santa Clara, CA
    4 days ago
  • Advanced Micro Devices in Santa Clara is seeking an ASIC Design Engineer to contribute to high-performance network chip designs. You will collaborate with architecture and design teams, focusing on Network-on-Chip integration and ensuring first pass silicon success. The... 
    Senior
    Night shift

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  • $100k

    A high-tech company in Santa Clara is seeking an experienced ASIC Design Engineer. You will define and document micro-architecture and collaborate with cross-functional teams to ensure design integrity. The ideal candidate will have over 8 years of relevant technical experience... 
    Senior

    Upscaleai

    Santa Clara, CA
    5 days ago
  • $180k - $230k

     ...and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Senior ASIC Front-End Design Engineer Summary: As a Senior ASIC... 
    Senior
    Remote work
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  •  ...Key Responsibilities Design and develop pre-silicon flash-controller blocks/subsystems for NAND-based SSD controller products Drive end-to-end design flow covering...  ...for flash-controller, storage-controller, or ASIC/SoC products Hands-on expertise in flash-... 
    Senior

    Covetus

    San Jose, CA
    3 days ago
  • $100k

     ...better. About the role: As a member of the ASIC Design team, you will work closely with the...  ...CE, CS 8+ years of related technical engineering experience. 8+ years of industry...  ...desirable Experience with on-chip CPU subsystem is a plus Experience collaborating with... 
    Senior
    Full time
    Work experience placement
    Summer internship

    Upscaleai

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer! As a member of our CPU Logic Design Team, you will...  .... 5+ years of experience in processor or other related high‑performance semiconductor...  ...as well as a deep understanding of ASIC design flow including RTL design,... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $120k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...methodology development and mentor junior engineers WHAT YOU BRING TO THIS ROLE: Minimum 8+...  ...experience in physical design of complex digital ASICs or SoCs Deep expertise in Cadence... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship

    E-Space

    Saratoga, CA
    3 days ago
  •  ...Position: ASIC Design Engineer (eInfochips) Job Description: Role:   Asic Design Engineer Location: Mountain View CA (Remote)...  ...in Verilog Design AMBA AXI bus along-with ARM or C based processor Ensure customer satisfaction. Reporting to customers... 
    Full time
    Work at office
    Remote work

    Arrow Electronics, Inc.

    Mountain View, CA
    55 minutes ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Engineer - Processor Subsystem. Be the first to apply!