ASIC Design Engineer (eInfochips)
Arrow Electronics
Position: ASIC Design Engineer (eInfochips)
Job Description:
Job Description:
Role: Asic Design Engineer
Location: Mountain View CA (Remote)
Note: Seeking candidate with Fusion Compiler and Scripting experince.
What candidate will Be Doing:
- Proficient in Verilog/System Verilog coding constructs.
- Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting)
- Experience with high speed PCIe designs and protocols.
- Experience with Industry standard interface protocols such as AXI, APB, etc.
- Experience with ARM Fabric IPs.
- Experience with IPXACT.
- Understanding of Computer Architecture fundamentals.
- Ability to write scripts using Python, Tcl, Perl etc.
- Experience in EDA tools such as VCS, VCLP, Spyglass Lint, Questa CDC, Fusion Compiler, Design Compiler, Genus.
- Proficiency with UPF (Low power intent)
- Proficiency in clock crossing techniques.
- Knowledge of Static Timing Analysis and understanding of timing signoff fundamentals.
What we are looking for:
- Good in understanding RTL Design and Digital concepts
- Strong experience with EDA tools: Fusion Compiler, CDC
- Scripting: Pearl, Python, TCL
- At-least 5+ years of experience in Verilog Design
- AMBA AXI bus along-with ARM or C based processor
- Ensure customer satisfaction.
- Reporting to customers on daily or weekly progress effectively
Work Arrangement Fully Onsite: Must be able to travel to an Arrow Client office location as requested by Arrow Client leadership.
Location: Mountain View CA (Remote)
About eInfochips:
eInfochips , an Arrow company (Fortune#154), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow’s $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow’s Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across
various industries & verticals.
Arrow’s Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across various industries C verticals.
EEO Statement:
Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status.
Location:
US-CA-Mountain View, California (Google)
Time Type:
Full time
Job Category:
Engineering Services EEO Statement:
Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)
All Arrow job postings are for existing job vacancies . We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application.
$138k - $198k
Plan the verification of complex digital design blocks by fully understanding the design... ...specification and interacting with design engineers to identify important verification scenarios... ...within AI/ML-driven systems.As an ASIC Design Verification Engineer, you will use...SuggestedWorldwide$175k - $280k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,...SuggestedPermanent employmentTemporary workWorldwideWeekend work$120k - $250k
...AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance... ...or equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication...SuggestedFull timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours- Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals.Work closely with architects, RTL designers, and DFT engineers to...SuggestedFull timeWork at office
$87.4k - $132k
...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe... ...for architecting Verification Environment for ASIC SoC and providing verification support from defining verification...SuggestedHourly payFull timeTemporary workWork experience placementWork at officeLocal areaNight shift$175k - $280k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,...Permanent employmentTemporary workWorldwideWeekend work$237k - $296k
...generations. Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be... ...Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips...Full timeContract workTemporary workPart timeLocal areaShift workNight shift- Google in Mountain View, CA is seeking a Mid-level RTL Design Engineer to drive micro-architecture definition and IP integration for an ASIC/subsystem. You will code in RTL languages, perform complex simulations, and contribute to synthesis, timing, and power closure for...
- Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities: Block-Level Physical Design: Floorplanning & Partitioning - Define optimal floorplan with power grid, macro placements...Full time
- SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating...
$167.7k - $245.2k
...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to... ...future of the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs...Full timeTemporary workLocal areaFlexible hours$106.4k - $172.15k
...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry...Full timeCasual workWork at office$150.4k - $277.6k
...challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient... ...to millions of customers quickly. Description As an ASIC Design Engineer in the Pixel IP design team, you be responsible for complex...Relocation- Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete...Full timeWork at office
$165k - $241.4k
...Switching, Routing, and Wireless products. We design networking hardware for enterprises,... ..., and testing some of the most advanced ASICs in the industry.Your ImpactParticipate... ...in electrical/computer science/computer engineering/related degree and 7+ years of related experience...Full timeTemporary workLocal areaWorldwideFlexible hours- Apple is seeking an ASIC Design Engineer in the Pixel IP design team to deliver high-performance, low-power pixel processing engines for next-generation SoCs. In this front-end role you will write micro-architectural specs and RTL, collaborate with architecture, design...Relocation package
$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to...Full timeWork experience placementRemote work$167.7k - $245.2k
...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re... ...differently, experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary...Full timeTemporary workLocal areaFlexible hours$155k - $222.6k
...networks. Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography... ..., and noise, while handling ECO tasks.Your ImpactAs an ASIC Design Engineer on the STA team, you will play a pivotal role in extraction...Full timeTemporary workLocal areaFlexible hours$116k - $189.75k
We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have...Full time- ...will be involved in the microarchitectural design and RTL implementation of Adaptive SoC... ...functional coverage.Work closely with test engineers to implement design-for-test (DFT) and... ...EXPERIENCE:Proven background experiences in ASIC design.Knowledge of industry-standard on-...
$116k - $189.75k
...a lasting impact on the world.At NVIDIA, our passion for innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products support everything from consumer graphics to self-driving cars...Full timeWork experience placement- ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring multiple physical blocks and over 300 clock domains. The...
$196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development...Full time$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements... ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC solutions....$136k - $218.5k
The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts...Full timeWork experience placement$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines...Full timeWork experience placement$136k - $218.5k
...of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical... ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science... ...preferred as is a deep understanding of ASIC design flow including RTL design and verification...Full time$136k - $218.5k
...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,...Full timeShift work- ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a... ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC Design Engineer (eInfochips). Be the first to apply!
- physical design engineer Mountain View, CA
- senior product design engineer Mountain View, CA
- data center design engineer Mountain View, CA
- senior design verification engineer Mountain View, CA
- soc design engineer Mountain View, CA
- manufacturing design engineer Mountain View, CA
- senior manager product engineering Mountain View, CA
- cad design engineer solidworks Mountain View, CA
- rtl design engineer Mountain View, CA
- digital design engineer Mountain View, CA

