Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal RTL Design Engineer, IO & Memory Systems

$180k - $255k
Full-time

SambaNova

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the role

SambaNova is seeking a Principal Engineer to own the design, integration, and implementation of high-speed IO and memory subsystems within the DataScale® platform. This role is central to delivering reliable, high-performance AI systems at scale.

You will drive these subsystems across the full product lifecycle, from architecture exploration and microarchitecture definition through RTL and integration of internal and third-party IP (PCIe, Ethernet , CXL, HBM, die-to-die). This is a hands-on role for an engineer with deep protocol and RTL expertise, who can operate in ambiguity and execute with high ownership.

Responsibilities

  • Engage in architecture exploration with system and chip architects to define IO and memory subsystem direction
  • Drive feasibility studies and design trade-off analysis to meet PPA constraints
  • Own microarchitecture definition and specification for IO and memory subsystems
  • Deliver synthesizable, high-quality SystemVerilog RTL for assigned blocks against functionality, performance, and power targets
  • Run the front-end design flow end to end, covering lint, CDC/RDC, synthesis, timing constraint development, and design-for-test readiness
  • Partner with STA and physical design teams on timing closure, floorplanning, congestion analysis, and optimization at advanced process nodes
  • Work closely with verification and emulation teams to ensure design validation coverage and quality
  • Collaborate with software and firmware teams to ensure optimal end-to-end solutions
  • Drive cross-functional triage of complex functional and performance issues to root cause and closure
  • Apply engineering best practices including code review, testing, and refactoring
  • Improve design and integration methodology, reuse, and flow scalability

Required Qualifications

  • MS in Electrical Engineering, Computer Science, or a related field
  • 7+ years of experience in ASIC design
  • Experience in logic design, microarchitecture, specification, SystemVerilog RTL design, and functional verification
  • Experience with power, performance, or area optimization
  • Experience with two or more on-chip or chip-to-chip protocols and interfaces such as AXI, APB, PCIe, Ethernet, or UCIe
  • Experience with memory subsystems such as HBM and CXL
  • Ability to evaluate and select vendor IP, and to read and distill complex IP and protocol specifications into actionable design requirements
  • Clear and effective communicator with a proactive, collaborative approach to problem-solving

Preferred Qualifications

  • Experience taking one or more ASIC products from concept to silicon
  • Familiarity with emerging scale-up protocols (ESUN, SUE, UAL) and scale-out protocols such as Ultra Ethernet
  • Experience designing on-chip interconnect and traffic-management logic, including NoC fabrics, switches, arbiters, and quality-of-service or congestion control mechanisms
  • Knowledge of machine learning and hardware accelerator architectures

Base Salary Range:

Base Pay Range

$180,000—$255,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified.

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal RTL Design Engineer, IO & Memory Systems in San Jose, CA vacancy
  • $200k - $300k

    Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara...  ...and system-level design of memory subsystems and...  ...decisions.Collaborate with RTL, verification, firmware,...  ...lead other architects and engineers, setting best practices,... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  •  ...rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of...  ...group ESSENTIAL DUTIES AND RESPONSIBILITIES: Memory System Design for HBF-based products Drive HBF-controller interface specs... 
    Suggested
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $176k - $298k

     ...Technology is a world leader in innovating memory and storage solutions that...  ...communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core...  ...waveforms, PDNs, level shifters, IO buffers, RTL, Verilog) Proficient fundamentals in... 
    Principal
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara...  ...with architects, RTL designers, firmware/driver...  ...core coherency testing, and system-level scenarios involving DMA, interrupts, and memory subsystems.QualificationsBachelor... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  •  ...A leader in memory solutions we deliver best‑in‑class products....  ...service. It is our mission to design a broad range of memory solutions...  ...for a new tiered memory system for Android and embedded Linux...  ...platform, validation, and storage engineers. ~ Provide technical... 
    Principal

    Lexarenterprise

    San Jose, CA
    11 hours ago
  •  ...experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration,...  ...ROLE:  We are looking for a dynamic, energetic Lead / Principal Systems Design Engineer to join our growing team. As a key contributor to the... 
    Principal

    AMD

    San Jose, CA
    11 hours ago
  • $272k - $431.25k

     ...accelerators feel like a single system at datacenter scale. As...  ...models rapidly outgrow the memory and compute budget of any...  ...workloads.We are seeking a Principal Systems Engineer to define the vision and roadmap...  ....What you'll be doing:Design and evolve a unified memory... 
    Principal
    Full time
    Local area
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $160k - $200k

     ...diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and...  ...platforms help solve signal, data, and memory connectivity bottlenecks in the world’s...  ...Astera Labs is seeking a Digital RTL Design Engineer- Static Timing Analysis, to join our San... 
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    1 day ago
  • Sandisk is seeking a highly qualified System Product Engineer to join the Advanced Product Development team in Milpitas, CA. You will lead system...  ...development, drive test strategies, and collaborate with memory, firmware, hardware, and software teams to deliver... 
    Remote job

    Sandisk

    Milpitas, CA
    3 days ago
  • $152k - $241.5k

     ...silicon processes. This GPU memory architecture team...  ...vehicles, AI, gaming, mobile systems. What you will be doing...  ...to access memory and io using protocol like...  ...with high-level models, RTL simulation, silicon & systems...  ...in Electrical Engineering, Computer Science, Computer... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...A leader in memory solutions we deliver best-in-class products....  ...service. It is our mission to design a broad range of memory solutions...  ...runtime software, operating-system memory management,...  ...storage firmware, and performance engineering. It is the central technical... 
    Principal
    Local area
    Remote work

    Lexarenterprise

    San Jose, CA
    11 hours ago
  • $185k - $230k

     ...into cohesive, flexible systems that deliver end-to-end...  ...requirements. Discover more at Principal / Senior Principal Design Verification Engineer – CXL / PCIe / Ethernet:...  ...across architecture, RTL, firmware, validation,...  ...interfaces ~ Memory interfaces including DDR... 
    Principal
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    1 day ago
  • Responsibilities: • Architect, design and implement new features...  ...-store unit; cache and memory subsystems. • Knowledge of...  ...with hardware (RTL) design in Verilog, System Verilog, or VHDL. • Experience...  ...others and a belief that engineering is a team sport. • Knowledge... 

    Baidu

    Sunnyvale, CA
    3 days ago
  •  ...exploration of next-generation system architectures and...  ...and advance memory systems to emerging system...  ...system architects and engineering teams to translate long...  ...techniques, high-speed IO interfaces like PCIe and...  ...approach to hybrid working is designed to create a working... 
    Principal
    Work at office
    Local area
    Remote work

    ARM

    San Jose, CA
    2 days ago
  •  ...groundbreaking innovations in Flash and advanced memory technologies, our solutions have become...  ...DUTIES AND RESPONSIBILITIES: System Design & Firmware feature development for...  ...REQUIRED: BS in Electrical or Computer engineering with Masters/PhDs preferred, 5+ years... 
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    11 days ago
  • $138k - $206k

     ...leader whose innovative designs are pushing the...  ...the complex system-level challenges posed...  ...computational and memory requirements of these...  ...hardware and software engineers to identify and...  ...What You’ll DoDevelop RTL (Verilog/SystemVerilog) for the IO die, integrating UCIe... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $163k - $236k

     ...implement, and maintain design blocks or components.Develop SystemVerilog RTL to implement logic for...  ...s degree in Electrical Engineering, Computer Engineering,...  ...design, accelerators, or memory hierarchies.In this...  ...integration within AI/ML-driven systems.You will be part of a... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  ...innovations in Flash and advanced memory technologies, our solutions...  ...Why This Role: Full system-stack ownership, direct executive...  ...validation Partner with Test Engineering to deliver scalable and...  ...development lead working with Design, System, FW, TE, HW, SW, Quality... 
    Principal
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    12 days ago
  • $272k - $431.25k

     ...-performance computing systems, with a focus on enhancing...  ...and analyzing memory systems architecture to...  ...with high-level models, RTL simulation and emulation...  ...architecture, memory systems design with a focus on energy...  ...in Electrical Engineering, Computer Science, or related... 
    Principal
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $160k - $250k

     ...revolution We are looking for a Lead RTL Design Engineer to own microarchitecture definition and...  ...across the dataflow execution fabric, memory subsystem, on-chip interconnect/NoC, low...  ...achieving them. On-chip interconnects and system integration: Define and drive the... 
    Full time
    Night shift

    Efficient Computer

    San Jose, CA
    1 day ago
  • $182k - $319k

     ...piece of hardware that we designed, developed,...  ...-X86 server providers engineering solutions for this generation...  ...future together.The Senior Principal, Design Engineering...  ...and supporting power system solutions for...  ...NPUs, FPGAs, High speed memory (DDR4/DDR5) and high-speed... 
    Principal
    Local area

    Celestica

    San Jose, CA
    3 days ago
  •  ...experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we...  ...team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers... 

    AMD

    San Jose, CA
    1 day ago
  • $138k - $197k

     ...improvements in overall design.Design and document one...  ...s degree in electrical engineering, computer engineering,...  ...etc.).Experience with RTL design using Verilog or...  ...design, accelerators, or memory hierarchies and machine...  ...within AI/ML-driven systems.The AI and Infrastructure... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $100k

     ...Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise...  ...and/or indirect access to information, systems, or technologies subject to these laws, the... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    1 day ago
  •  ..., to PCs, gaming and embedded systems. Grounded in a culture of innovation...  ...IP, resulting in final designs that meet product defined power...  ...experience collaborating with other engineers located in different sites/...  ...the root cause; work with RTL and firmware engineers to resolve... 

    AMD

    San Jose, CA
    11 hours ago
  • $136.5k - $253.5k

     ...pivotal leader in electronic design, building upon more than 30 years...  ...its underlying Intelligent System Design strategy to deliver software...  ...or sub system chips Work on RTL synthesis and floor planning...  ...Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    11 hours ago
  •  ...Experience: 5-12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification...  ...power management, and performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 

    ACL Digital

    San Jose, CA
    3 days ago
  •  ...to PCs, gaming and embedded systems. Grounded in a culture of innovation...  ...a senior-level System RTL designer with a strong background or...  ...a focus on SerDes, fabrics, memory subsystems, I/O, clocking,...  ...Master’s degree in Electrical Engineering, Computer Engineering, or... 

    AMD

    San Jose, CA
    1 day ago
  • $186.2k - $316.5k

     ...hands without us. KLA invents systems and solutions for the...  ...expert teams of physicists, engineers, data scientists and problem-...  ...movement towards advanced chip design, KLA's Global Products Group...  ...manufacturing. Logic, foundry, and memory customers depend on BBP products... 
    Minimum wage
    Full time
    Flexible hours

    KLA-Tencor

    Milpitas, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal RTL Design Engineer, IO & Memory Systems. Be the first to apply!