TPU RTL Design Engineer for AI/ML SoC
Jobleads-US
Google LLC in Sunnyvale, CA, seeks a SoC Design Engineer to shape TPU architecture and drive RTL development for data-center accelerators.
You will design RTL IP for chassis infrastructure, coordinate with software and system hardware teams, and verify complex digital designs to meet timing and power goals.
This role is in-person, with equity and bonus targets as part of the compensation package and opportunities to work on cutting-edge AI/ML hardware.
#J-18808-Ljbffr Jobleads-USVacancy posted 10 hours ago
Similar jobs that could be interesting for youBased on the TPU RTL Design Engineer for AI/ML SoC in Sunnyvale, CA vacancy
$138k - $197k
...control subsystem's design micro-architecture... ...Develop SystemVerilog RTL to implement logic... ...in Electrical Engineering, Computer Engineering... ...gating for low-power SoC optimization.... ...shape the future of AI/ML hardware acceleration... ...drive cutting-edge TPU (Tensor Processing...SuggestedWorldwideGoogle
Sunnyvale, CA1 day ago$138k - $197k
...s degree in Electrical Engineering, Computer Engineering,... ...of experience in ASIC RTL design, with a focus on clocking... ...clock gating for low-power SoC optimization. ~... ...to shape the future of AI/ML hardware acceleration.... ...to drive cutting-edge TPU (Tensor Processing Unit...SuggestedWorldwide$164.47k - $311.89k
...We work every single day to design and manufacture silicon... ...something wonderful.Join Intel's AI Revolution Intel's AI SoC organization develops... ...accelerators. If you are an engineer with strong technical and communication... ...:Develop logic design, RTL coding, and simulation for...SuggestedFull timeInternshipLocal areaImmediate startWorldwideShift workIntel
Santa Clara, CA14 hours ago$163k - $236k
...Share Senior TPU Design Engineer, Silicon In most instances, this position... ...~8 years of experience with RTL design using Verilog/System Verilog... ...of experience in leading IP/SoC design teams. ~ Experience... ...combines the best of Google AI, Software, and Hardware to...SuggestedWorldwide$251k - $310k
...teammates to ensure we design and optimize... ...will report to an Engineering Director. You will... ...autonomous vehicle SoCs, translating system... ...specifications and RTL implementation, using... ...of DSPs, GPUs, and ML accelerators Knowledge... ...and comfort with AI tools to accelerate...SuggestedFull timeRemote workNight shiftWaymo
Mountain View, CA11 days ago- ...Google is seeking a Senior TPU Design Engineer, Silicon, in Mountain View, CA. You will lead RTL design and microarchitecture for ML accelerators, drive IP/SoC development, and collaborate with hardware, software, and ML teams to deliver high-performance silicon. The...
$163k - $236k
...IPs for Google Silicon SoCs.Define microarchitecture... ...Development.Drive RTL development, debug functional... ...s degree in Electrical Engineering, Computer Engineering,... ...of experience with RTL design using Verilog/System... ...combines the best of Google AI, Software, and Hardware...WorldwideGoogle
Mountain View, CA4 days ago$163k - $236k
Work with designers, architects, and other stakeholders to come up with... ...with architecture and design engineers to identify important verification... ...subsystems delivered to many SoCs.Be part of a team that pushes... ...combines the best of Google AI, Software, and Hardware to create...WorldwideGoogle
Mountain View, CA1 day ago- ...NVIDIA Corporation is seeking a Senior Physical Design and Timing Engineer to lead high-frequency and low-power design across CPUs, GPUs, LPUs and SoCs. The role emphasizes RTL-to-tapeout, floorplanning, and ECO troubleshooting with cross-functional collaboration across...
- ...Description Job Description Design Engineer Build the Next Generation of... ..., and high-performance SoC technologies. Our products power... ...design, SoC architecture, and RTL development. As part of our... .... Our hiring process includes AI screening for keywords and minimum...Ongoing contractLocal areaWork visa
CyberCoders
San Jose, CA8 days ago $200k
...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to verify complex hardware...Full timeFlexible hoursVelaura AI
Santa Clara, CA5 days ago$192k - $278k
...training and serving of large ML models.Collaborate with... ...across hardware design, compiler development, and... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...to shape the future of AI/ML hardware acceleration... ...to drive cutting-edge TPU (Tensor Processing Unit)...WorldwideGoogle
Sunnyvale, CA4 days ago$138k - $197k
...high performance ASIC’s and SoC’s, from design through manufacturing, packaging... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...work to shape the future of AI/ML hardware acceleration. You... ...to drive cutting-edge TPU (Tensor Processing Unit) technology...WorldwideGoogle
Sunnyvale, CA2 days ago$136k - $218.5k
...unlimited potential of AI to define the next era... ...Senior Physical Design and Timing Engineer to join our dynamic and... ...CPUs, GPUs, LPUs and SoCs at block level, cluster... ...backend implementation from RTL to gds2, including... ...languages as well as AI/ML/DL/LLMs. Ways to stand...Full timeNVIDIA Corporation
Santa Clara, CA1 day ago$192k - $278k
...ensure highly robust final design reliability.Collaborate... ...s degree in Electrical Engineering, Computer Engineering,... ...to shape the future of AI/ML hardware acceleration.... ...to drive cutting-edge TPU (Tensor Processing Unit... ...and deliver ASICs and SoCs. You will drive competitive...WorldwideGoogle
Sunnyvale, CA1 day ago$100k
...industry on cutting-edge AI technology,... ...seeking a talented Physical Design Engineer to implement high-performance... ...industry-leading CPU and AI/ML architectures. You'll... ...with deep expertise in SOC/ASIC physical design and... ...implementation techniques and close RTL collaboration.Strong...Permanent employmentTenstorrent
Santa Clara, CA4 days ago$2,000 per month
...frontier intelligence. We co-design chips, racks, software,... ...and staffed by leading engineers, Etched is redefining... ...Job Summary As an RTL Engineer at Etched, you... ...critical in ensuring that our AI chips operate correctly... ...Familiarity with modern ML and LLM model...Work experience placementWork at officeRelocation packageThe Consensus
San Jose, CA3 days ago$142.8k - $274.8k
...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft... ...are looking for a Principal SoC Design Engineer to work in the... ...high performance, high bandwidth AI accelerator designs. The tasks... ...specification, Register Transfer Level (RTL) design, System on Chip (SOC)...Ongoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per weekMicrosoft
Mountain View, CA14 hours ago$163k - $236k
Verify RTL implementations against high-level architectural... ...) or SystemVerilog-AMS.Design, implement, and... ...s degree in Electrical Engineering, Computer Engineering,... ...to shape the future of AI/ML hardware acceleration.... ...to drive cutting-edge TPU (Tensor Processing Unit...WorldwideGoogle
Sunnyvale, CA1 day ago$139.9k - $274.8k
...Join to apply for the Principal Design Engineer role at Microsoft . Microsoft... ...cost is paramount. The AI Silicon Engineering (AISiE) team... ...responsible for the logic design/RTL entry, design quality... ...Intelligence (AI) / Machine Learning (ML) SoCs Working knowledge of writing...Work at officeLocal areaWorldwideMicrosoft Corporation
Mountain View, CA4 days ago- ...RoleIntel is seeking a Senior Design Verification Engineer for the Silicon... ...enough breadth in RTL, physical design, and... ...discipline boundaries. AI-assisted workflows are... ...methodologies including ML-driven verification flowsMentor... ...DV, and subsystem and SoC-level...Full timeInternshipLocal areaImmediate startShift work
Intel
Santa Clara, CA4 days ago - ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness...
Socket
Santa Clara, CA3 days ago $153.5k - $310.5k
...Senior Design Verification EngineerThis role has been... ...Senior Design Verification Engineer with specialized... ...design concepts including RTL design, synthesis constraints... ...~ Prior exposure to SoC-level verification or full... ...~ Familiarity with AI/ML application and architectures...Work experience placementWork at officeLocal areaImmediate start2 days per weekHobbsnews
Sunnyvale, CA3 days ago- ...Talent is seeking an experienced RTL Engineer to join a record-breaking... ...ensure the world’s most advanced AI silicon comes together into a... ...integration of large, complex SoCs from subsystem drop to sign-off... ...(integration freeze, design freeze, tapeout). Work closely...
$100k
...industry on cutting-edge AI technology,... ...looking for a Physical Design CPU Methodology Engineer who defines and drives... ...enabling predictable RTL-to-GDS execution, strong... ...with 10+ years of ASIC/SoC/CPU experience, ideally... ...verification. - Explore AI/ML-enabled PD tooling,...Full timeRemote workTenstorrent
Santa Clara, CA13 days ago$195k - $226k
...Description Job Description Staff ASIC/SoC Design Engineer Location: Santa Clara, CA |... ...semiconductor company at the forefront of edge AI-based computer vision. Their SoCs (... ...to influence microarchitecture, optimize RTL for performance, power, and area, participate...Full timeFlexible hoursCertified Employment Group
Santa Clara, CA14 days ago$180k - $255k
...is a leader in next-generation AI infrastructure, delivering a... ...value. About the team The RTL design team builds the compute... ...looking for a Principal RTL Design Engineer to own the microarchitecture and... ..., and HBM or DDR AI and ML workload acceleration techniques...Full timeTemporary workLocal areaWorldwideFlexible hours$163k - $236k
...verification of complex digital design blocks by understanding... ...with design engineers to identify important verification... ...with three or more SoC projects/cycles.In this... ...to shape the future of AI/ML hardware acceleration.... ...to drive cutting-edge TPU (Tensor Processing Unit...WorldwideGoogle
Sunnyvale, CA1 day ago$129.3k - $225.3k
...great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-... ...sharing) Intermediate to advanced GenAI proficiency: Using AI tools for SystemVerilog design, validation, optimization, and...RelocationApple
Cupertino, CA3 days ago- ...achieving significant efficiency in AI inference. With a collaborative... ...is focused on innovative ASIC design and AI-native EDA systems.... ...hardware. Write synthesizable RTL in SystemVerilog for various blocks... .... Experience in ASIC or SoC design. Ability to collaborate...
AnySilicon
Palo Alto, CA3 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to TPU RTL Design Engineer for AI/ML SoC. Be the first to apply!
Related searches
- senior software design engineer Sunnyvale, CA
- product design engineer Sunnyvale, CA
- senior manager product engineering Sunnyvale, CA
- senior product design engineer Sunnyvale, CA
- senior design verification engineer Sunnyvale, CA
- sr. product engineer Sunnyvale, CA
- new product engineer Sunnyvale, CA
- design engineer Sunnyvale, CA
- data center design engineer Sunnyvale, CA
- cad design engineer solidworks Sunnyvale, CA