Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Engineer, ASIC Design Verification

$219k - $351k
Full-time

Samsung Semiconductor

Please Note:

To provide the best candidate experience amidst our high application volumes each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the Worlds Technology Together

Our technology solutions power the tools you use every day--including smartphones electric vehicles hyperscale data centers IoT devices and so much more. Here youll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of whats possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. Were dedicated to empowering people to be their true selves. Together were building a better tomorrow for our employees customers partners and communities.

The DRAM Development Lab (DDL) is part of Samsungs Memory Business Unit the industrys technology and volume leader in DRAM HBM and NAND Flash. DDLs vision is to solve key problems of Cloud & Data center by developing the new technology for memory and storage. The SOC team within DDL focuses on the development of silicon solutions such as Custom HBM base die AI accelerators. We are an integral part of Samsungs strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps.

Come join the team that is creating new computing system architectures needed to support emerging machine learning applications data analytics and edge computing. Youll focus on enhancement of memory and storage capability by developing prototype and production

Job:

Location: Daily onsite presence in San Jose HQ or Folsom location 5 days week

What Youll Do

  • Participate in verification strategy and methodology definitions
  • Contribute in micro architecture specification and reviews
  • Responsible for the verification of modules/subsystems of AI accelerators
  • Architect test benches create test plans implement test bench components in UVM
  • Execute the verification per plan to the closure
  • Work closely with architects and design engineers to define verification requirements and to close functional and code coverage targets.
  • Provide support in post silicon bring up and debug

What You Bring

  • BE (MS preferred) in Computer/Electrical Engineering or Computer Science with 20 years working experience in ASIC verification preferred.
  • Experience in UVM
  • Strong language skills including C SystemVerilog
  • Experience in logic and SoC verification from planning to closure
  • Good understanding on verification flows and tools
  • Experience in UCIe HBM controller Memory DFT.

PREFERRED SKILLS

  • Experience in DDR and Custom HBM and related IP level and/or SOC level verification
  • Experience and/or knowledge of the emerging technologies (CXL Computation in memory and storage AI LLM accelerators etc.) in server memory and storage systems
  • Highly motivated with good verbal and written communication skills
  • Creativity in problem solving
  • Youre inclusive adapting your style to the situation and diverse global norms of our people.
  • An avid learner you approach challenges with curiosity and resilience seeking data to help build understanding.
  • Youre collaborative building relationships humbly offering support and openly welcoming approaches.
  • Innovative and creative you proactively explore new ideas and adapt quickly to change

#LI-SF1

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge skillsand experience. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved addition to the usual Medical/Dental/Vision/401k our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved we take an active role in supporting the community.
Enjoy Time Away Youll start with 4 weeks of paid time off a year plus holidays and sick leave to rest and recharge.
Care for Family Whatever family means to you we want to support you along the wayincluding a stipend for fertility care or adoption caregiver support and medical travel support.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions youll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym plus virtual classes make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. Thats why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$219000 - $351000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel regardless of race religion color age disability sex gender identity sexual orientation ancestry genetic information marital status national origin political affiliation or veteran status.

When selecting team members we prioritize talent and qualities such as humility kindness and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities long-term conditions neurodivergent individuals or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However AI is used as a support tool not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy

At Samsung Semiconductor we support innovation and technology. However to ensure a fair and authentic assessment we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation grammar and research but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines we reserve the right to pause or end the interview and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application you agree not to disclose to Samsungor encourage Samsung to useany confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.

Applicant Privacy Policy
Experience:

Staff IC

]]>
Vacancy posted 8 days ago
Similar jobs that could be interesting for youBased on the Principal Engineer, ASIC Design Verification in San Jose, CA vacancy
  • $198k - $336k

     ...controllers at Micron, where cutting‑edge ASIC design meets high‑performance storage...  ...silicon lifecycle, partnering closely with verification, physical design, and system teams to...  ...leverage modern AI‑assisted tools to improve engineering efficiency and quality.... 
    Suggested
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  • $186k - $407k

     ...communicate and advance faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron, we...  ...execute.As the Principal ASIC Design Engineer, you will be the primary digital...  ...defining timing constraints, supporting verification, and serving as the key interface between... 
    Suggested
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    6 days ago
  • $203.8k - $315.9k

    DescriptionJob Title: Principal Engineer, AI & ML Design Verification Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office) Job ID: AI2517 Description: The Design Verification (DV) team at SiMa is involved in the functional... 
    Suggested
    Full time
    Work experience placement
    Work at office

    SiMa Technologies

    San Jose, CA
    7 days ago
  • $142.8k - $274.8k

     ...Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...a Principal Engineer - ASIC verification in the Data Processing Unit team you...  ...cross functional teams, architecture, design, verification, partner teams for project... 
    Suggested
    Ongoing contract
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Santa Clara, CA
    7 days ago
  • $250.6k - $362.6k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...outputs.Minimum QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in Engineering and 12... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $203.8k - $315.9k

    DescriptionJob Title: Principal Engineer, Hardware Design Job Location: San Jose, CA (This position requires...  ...Description: We are seeking a Principal ASIC Design Engineer with deep expertise...  ...and RTL implementation through verification support and silicon bring-up. This position... 
    Full time
    Work at office

    SiMa Technologies

    San Jose, CA
    3 days ago
  • $219k - $351k

     ...global leader whose innovative designs are pushing the boundaries...  ..., partners, and communities.Principal Engineer, SOC DesignWhat You’ll DoThe...  ...closely with architects and verification engineers to ensure sound...  ...on knowledge & experience in ASIC design flow from design to tape... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    7 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... 

    CyberCoders

    Santa Clara, CA
    7 days ago
  • $157.08k - $227.46k

     ...FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at and on LinkedIn and X . Principal Design Verification Engineer About the Role As a Principal Design Verification Engineer at Analog Devices, you will be recognized as an in... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation...  ...and delivery of high-performance ASICs that power industry-leading products...  ...closure.Work closely with the verification team on pre-silicon activities, including... 

    CyberCoders

    Santa Clara, CA
    7 days ago
  • $140k - $200k

     ...will fundamentally change the design, economics, manufacturing and...  .../software partitioning with ASIC and system architects while remaining...  ..., enabling ASIC design and verification teams to trace requirements...  ..., with guidance from engineers experienced in these flows.... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Santa Clara, CA
    22 days ago
  • $120k - $220k

     ...LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...quality of life. We are seeking Digital Design Verification Engineers to verify our custom ASICs for satellite and wireless telephony. Knowing Verilog... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    14 days ago
  •  ...Job Description Job Description Job Description We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon. This role... 

    Renesas Electronics

    San Jose, CA
    17 days ago
  •  ...come in. We combine deep engineering expertise with global-scale...  ...AND RESPONSIBILITIES: Designer will be responsible for the...  ...layout supervision, layout verification, preparation of test plan for...  ...59,800.00Business Function: ASIC DevelopmentWork Location: San... 
    Full time
    Temporary work
    Work at office
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    7 hours ago
  • $171k - $325k

     ...foundry providing a unique combination of design, development, and fabrication services...  ...are seeking an experienced CPU IP Design Engineer. Responsible for Defining, leading and...  ...area, and timing goalsPerform Functional verification support and assist in the design verification... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    6 days ago
  • $232k - $368k

     ...intelligence.We are seeking an ASIC Chip Manager to help drive...  ...coordinate the activities of IP design, integration, DFT, physical...  ...technical risks and work with engineering and management teams to...  ...low-power design, RTL coding, verification, and emulationBack-end flows... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...and Power Integrity development as a Principal Engineer within AMD's Adaptive and Embedded...  ...Experience with FPGA, adaptive computing, ASIC, networking, datacenter, or high-... 

    AMD

    San Jose, CA
    6 days ago
  • $220.92k - $311.89k

     ...product we build. This role is more than designing circuits; it's about shaping how we...  ...nodes and products.We're looking for a Principal Engineer who thrives on solving hard problems,...  ...simulationsExperience in identification, design and verification of cells targeted to improve product... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $250.6k - $362.6k

     ...California. Meet The TeamThe Cisco Hardware Engineering Team develops and works with Next...  ...well as providing expertise in Solution Verification and ensuring that our products meet Cisco...  ...but not limited to System/Board Design, Circuit Board Layout, Hardware Automation... 
    Full time
    Temporary work
    For subcontractor
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total first...  ..., Verilog RTL development, front end verification, DRC, and logic synthesisKnowledge of DFT methods including... 

    CyberCoders

    San Jose, CA
    3 days ago
  • $221k - $301k

    Principal Memory Design Engineer/Senior Technical ManagerCategoryChip DesignLocationSan Jose, CAExperienceMore...  ...on high-performance compute (HPC) ASIC solutions for Data Center AI and...  ...in developing comprehensive design verification and test plans.• Familiarity with Logic... 
    Temporary work

    MediaTek

    San Jose, CA
    7 days ago
  •  ...We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling...  ...products. We deliver industry-leading silicon design, IP, simulation and analysis solutions,...  ...or more in the trenches of Physical Verification, where a single misaligned rule deck... 

    Synopsys Inc

    Sunnyvale, CA
    9 days ago
  •  ...positions below.Job Titles (Job Codes)Mixed Signal Design Engineer (MSD10)Sr. Mixed Signal Design Engineer (SMSD10)Principal Mixed Signal Design Engineer (PMSD10)Job...  ...complete design from schematic, layout, and verification to characterization. Conduct schematic design... 
    Permanent employment
    Full time
    Work at office
    Remote work

    Nvidia

    Santa Clara, CA
    7 days ago
  • $176k - $298k

     ...to learn, communicate and advance faster than ever.As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology...  ...from internal sources. 6. Block/subsystem/full-chip verification (analog/mixed-signal), including reproducible run recipes... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    5 days ago
  • $182.36k - $273.2k

     ...this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high...  ...of timing, closely work with design verification teams to review test plans and execution of test... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    5 days ago
  •  ...As a member of the IP Digital Design Methodology team, you will...  ...teams to define best in class ASIC design standards and flows and...  ...machines. We lead in chip design, verification, and IP integration,...  ...experienced ASIC Digital Signoff Engineer with a deep passion for developing... 

    Synopsys Inc

    Sunnyvale, CA
    more than 2 months ago
  • $140k - $260k

     ...Cadence is a pivotal leader in electronic design, building upon more than 30 years of...  ...capacitive, high-performance hardware assisted verification for complexed System-On-Chip (SOC)....  ...Qualifications: BS in Electrical Engineering with a minimum of 7 years of experience... 

    Cadence Inc

    San Jose, CA
    1 day ago
  •  ...high radix, compact chip-scale design, offering hyperscale data...  ...Systems Packaging & Assembly Engineer to lead the development and integration...  ...MEMs devices, photonic ICs, ASICs, substrates, and optical...  ...potential inconsistencies or verification signals in application... 
    Contract work

    nEye.ai

    Santa Clara, CA
    21 days ago
  • $177k - $265.5k

    Introduction to the jobAs an Opto-Mechanical Engineer, you will design, develop, and deliver advanced modules and tools that enable next-generation...  ...and resolve complex technical challengesIntegration, Verification & ValidationPlan and execute validation activities to... 
    Full time

    ASML Holding

    San Jose, CA
    5 days ago
  • $143k - $275k

     ...foundry providing a unique combination of design, development, and fabrication services...  ...of Role: We are seeking a Senior Principal Engineer Business Development to accelerate growth...  ...managementBackground in:Semiconductor IC, ASIC/SoC, or foundry servicesData Center... 
    Full time
    Contract work
    Work at office
    Local area
    Immediate start

    Globalfoundries

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Engineer, ASIC Design Verification. Be the first to apply!