Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Staff CPU Cache Subsystem Design Engineer

$240k - $333k

Google LLC

Senior Staff CPU Cache Subsystem Design Engineer

Share Senior Staff CPU Cache Subsystem Design Engineer

corporate_fare Google place Austin, TX, USA ; Mountain View, CA, USA ; +2 more

X In most instances, this position requires in-person interviews as part of the hiring process.Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Austin, TX, USA; Mountain View, CA, USA; Portland, OR, USA; Poughkeepsie, NY, USA .

  • Master’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 15 years of experience in high-performance CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including microarchitecture definition and PPA optimizations.
  • Experience leading technical teams for modern processor subsystems with high speed, lower power design.
  • Experience with front-end quality checks (e.g., Lint, CDC/RDC).

Preferred qualifications:

  • Experience with ARM instruction set architecture.
  • Experience with mobile CPU subsystem.
  • Experience with mobile SOC architecture/integration.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will contribute to all phases of complex designs of CPU subsystems from design specification to productization, including integration into target SOCs.

You will lead a front-end design team, collaborate with members of architecture, software, verification, power, DFT, physical design teams to define the microarchitecture and schedule in delivering high quality RTL that meets project goals.

You'll help your team grow and solve technical problems with innovative micro-architecture and practical logic solutions. You will be responsible for evaluating and deciding on the best design options with complexity, performance, power and area and schedule in mind.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will contribute to all phases of complex designs of CPU subsystems from design specification to productization, including integration into target SOCs.

You will lead a front-end design team, collaborate with members of architecture, software, verification, power, DFT, physical design teams to define the microarchitecture and schedule in delivering high quality RTL that meets project goals.

You'll help your team grow and solve technical problems with innovative micro-architecture and practical logic solutions. You will be responsible for evaluating and deciding on the best design options with complexity, performance, power and area and schedule in mind.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $240000 - $333000 (USD) + 25% bonus target + equity + benefits

Learn more about benefits at Google .

  • Lead a team of digital design engineers working on CPU functional units, focusing specifically on microarchitecture and RTL design for next-generation CPU subsystems.
  • Review and propose performance-enhancing microarchitecture features while collaborating closely with cross-functional software, architecture, and performance teams on trade-off studies.
  • Deliver comprehensive plans to achieve project milestones and execution goals, ensuring the production-quality design meets strict scheduling targets.
  • Collaborate directly with verification, physical design, and power analysis teams to ensure designs successfully meet frequency, power, and area targets.
  • Direct load-store unit and cache subsystem design optimizations across CPU components to deliver power, performance, and area metrics.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

#J-18808-Ljbffr

Vacancy posted 6 hours ago
Similar jobs that could be interesting for youBased on the Senior Staff CPU Cache Subsystem Design Engineer in Mountain View, CA vacancy
  • Responsibilities: • Architect, design and implement new features,...  ...ISA extensions in RISC-V CPU core generators. •...  ...execution units; load-store unit; cache and memory subsystems. • Knowledge of RISC-V architecture...  ...others and a belief that engineering is a team sport. •... 
    Senior

    Baidu

    Sunnyvale, CA
    5 days ago
  • $136k - $218.5k

     ...lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory...  ...bridges, hardware-managed coherency and system level caches is a plusExperience with multiple clock domains and... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    9 hours ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off...  ...network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural definition... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network...  ...caches.What we need to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design the world’s leading CPUs. This...  ...development of complex, high speed designs, ideally in CPU subsystems. Exposure to Computer Architecture and Digital Systems design... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...TypeContract Experience: 5-12+ Years Responsibilities Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop...  ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.... 
    Senior

    ACL Digital

    San Jose, CA
    5 days ago
  • NVIDIA Corporation is seeking a Senior Logic Design Engineer to contribute to CPU on-chip and interconnect design, covering RTL, timing closure, and ASIC flow...  ...deep hardware design expertise in CPU architecture, cache coherency, and high-speed interconnects, within... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • Job Description:Design cost effective controller with high performance...  ...and be involved in: - Perform CPU development and design integration for MIPS CPU subsystem. - Explore latest technologies...  ...- Master Degree in Electrical Engineering, Computer Science or Computer Engineering... 
    Work experience placement

    Baidu

    Sunnyvale, CA
    5 days ago
  • Job Description: Design cost effective controller with high performance...  ...node and be involved in: - Perform CPU development and design integration for CPU subsystem. - Micro-architecture and design...  ...: - Master Degree in Electrical Engineering, Computer Science or Computer... 
    Work experience placement

    Baidu

    Sunnyvale, CA
    5 days ago
  •  ...NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in Santa Clara. You will collaborate with architects, verification, formal verification and physical design to deliver a world-class memory subsystem solution. You will own micro-architecture... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $163k - $236k

    Work with designers, architects, and other stakeholders to come up with...  ...multimedia design blocks at subsystem level by understanding the...  ...with architecture and design engineers to identify important verification...  ....Experienced in ARM or CPU based subsystem verification.... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    5 days ago
  • NUVACORE in Santa Clara is building a ground-up high-performance, low-power CPU for next-generation compute workloads. As a member of the CPU-specific custom circuit design team, you will enable the design to achieve target PPA specifications for the product. You will... 
    Senior

    NUVACORE

    Santa Clara, CA
    19 hours ago
  • $150k - $220k

     ...) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...our overall quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team, focused on the configuration, integration,... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $200k - $350k

     ...We are looking for talented Design Verification Engineers to help verify and deliver...  ...role focuses on our custom CPU. We are designing a leading...  ...instruction, data and last level caches. Work with CPU and SoC...  ...portable across block and subsystem environments. Develop... 
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    19 days ago
  •  ...is delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make...  ....Job DescriptionPrimary Function of Position The Human Factors Design Engineer (HFDE) is part of the Human Factors (HF) organization... 
    Senior
    Work at office
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    5 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston...  ...I/O, AI Accelerator, Memory Subsystem DesignPosition OverviewWe...  ...skilled Senior ASIC Design Engineer to lead the design and development...  ...of memory subsystems and cache coherence mechanisms.Mentor... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $163k - $236k

    Work separately to create and review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL...  ...closure.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $200k - $290k

     ...workloads with ultra high-speed inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-class team designing...  ...experience in high-performance computing, GPU/CPU designs, machine learning or related fields.Proven track record... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $182k - $319k

     ...piece of hardware that we designed, developed,...  ...-X86 server providers engineering solutions for this generation...  ...the future together.The Senior Principal, Design...  ...system power architecture, subsystem and rack level, power...  ...switch, memory, NPU, CPU, GPU componentsFailure... 
    Senior
    Local area

    Celestica

    San Jose, CA
    5 days ago
  • $69k - $202k

     ...foundry providing a unique combination of design, development, and fabrication services...  ...who are eager to become a world-class CPU IP Design Engineer. Responsible for developing and owning...  ...Instruction and Data Prefetch* Vector data path* Cache and memory subsystemsKnowledge of... 
    Senior
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    3 days ago
  •  ...Senior/Staff Human Factors Design Engineer supporting robotic surgical systems development. Applies expertise in human-robot interaction, usability engineering, and mixed-methods research to de-risk design strategies, define user requirements, and advance product innovation... 
    Senior

    Intuitive Surgical

    Sunnyvale, CA
    11 days ago
  • $192k - $278k

    Lead end-to-end physical design strategy and execution for top-level and critical CPU blocks across advanced process nodes.Pioneer novel Physical Design methodologies...  ...loops.Drive technical roadmaps, mentor senior engineering peers, and influence architectural trade-offs... 

    Google

    Mountain View, CA
    2 days ago
  • $192k - $278k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...architecture. Experience in low-power design verification. Familiarity...  ...verification for future CPU developments. Build functional...  ...unit, multi-unit, core, and subsystem level verification environments... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $195.2k - $315.49k

     ...Working directly with customers and engineering teams, you will investigate AI...  ...shape next-generation Intel CPU and platform products.This...  ...training, and inference workloads.Design and execute workload...  ...Demonstrated experience influencing senior engineering stakeholders and driving... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $150k - $170k

     ...critical geopolitical intelligence. We design and build our satellites end-to-end,...  ...most. About the Job As a Senior RF Design Engineer, you will design and validate the RF...  ...of transceiver and timing-critical RF subsystems. You will take hardware from schematic... 
    Senior
    Permanent employment
    Work at office

    Superorganism

    Palo Alto, CA
    1 day ago
  • $164.47k - $311.89k

     ...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In...  ..., protocol verification, and memory subsystem behavior, with enough breadth in RTL...  ...in interconnects, caches, and memory subsystems, including multiple... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $124k - $208.4k

     ...with us!Role and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the...  ...Ph.D.Hands-on experience with GPU, CPU, or advanced semiconductor design verificationWorking...  ...through three levels: Graphic Code, Subsystem Verification, and Formal... 
    Senior
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $146k - $241k

     ...changing how military systems are designed, built and sold. Anduril’s family of...  ...THE ROLEWe are seeking a talented Senior RF Design and Test Engineer to join our Electrical Engineering...  ...mechanical domains.Design RF circuits and subsystems, including front-ends, amplifiers,... 
    Senior
    Full time
    Work experience placement
    Immediate start

    Anduril Industries

    Mountain View, CA
    8 hours ago
  • SpaceX is hiring a Senior RTL Design Engineer (Silicon Engineering) to develop next‑generation ASICs for Starlink. You will define micro‑architecture...  ...implementation, experience with clock domain crossings, embedded subsystems, AXI/AHB, and HDL tools. #J-18808-Ljbffr SpaceX
    Senior

    SpaceX

    Palo Alto, CA
    3 days ago
  •  ...delivers world‑class end‑to‑end engineering solutions by leveraging our...  ...innovation, perpetually driven to design, develop, and test as a...  ...you. Experience Level Senior Design Verification Engineer (...  ...one of: computer architecture, CPU, GPU, networking, interconnects... 
    Senior
    Full time
    Remote work
    Flexible hours

    QuEST Global

    Sunnyvale, CA
    13 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Staff CPU Cache Subsystem Design Engineer. Be the first to apply!