Principal Software Engineer - Low Power Verification
Cadence Inc
Principal Software Engineer - Low Power Verification (R51413/bz)
We are seeking a highly skilled Senior Software Engineer to join our team in developing next-generation low-power verification software for Palladium and Protium emulation systems. This role focuses on enhancing the debuggability and performance of multi-billion-gate UPF (Unified Power Format) designs in modular compilation 2-state and 4-state flows.
Responsibilities
- Develop and optimize low-power verification software for Palladium and Protium platforms.
- Improve UPF design debuggability in IXCOM Modular Compiler and Parallel Partition Compiler (2-state and 4-state flows).
- Enhance compiled streaming probes and accelerate waveform generation for large-scale designs.
- Collaborate with R&D, Product Engineering (PE), and Application Engineering (AE) teams to deploy UPF solutions across various flows:
- AVIP + UPF + 2/4-state
- UVMA + UPF + 2/4-state
- MC + UPF
- Consolidate UPF software across Palladium and Protium platforms.
- Support key initiatives such as:
- MC+PPC flow with UPF 4-state
- Compilation time optimization for UPF
- Full Vision UPF probe integration
- SAGE UPF debug with Verisium
Qualifications
Bachelor’s degree in Computer Science or Electrical Engineering with a minimum of 7 years of relevant experience, or Master’s degree with 5+ years of experience, or PhD with 1+ year of experience.
Required Skills
- Strong proficiency in object-oriented design and C++ programming.
- Experience with standard C/C++ libraries and the C++ Standard Template Library (STL).
- Proven ability to develop high-performance software for large-scale data processing.
- Scripting experience in Perl, Tcl/Tk, and/or Python.
- Familiarity with IEEE 1801 standards and UPF implementation.
- Experience with Verilog, SystemVerilog, and VHDL.
Seniority level
Mid-Senior level
Employment type
Full-time
Job function
Engineering and Information Technology
Industries
Computer Hardware Manufacturing
Referrals increase your chances of interviewing at Cadence by 2x
Inferred from the description for this job
Medical insurance
Vision insurance
401(k)
Paid maternity leave
Paid paternity leave
Tuition assistance
#J-18808-LjbffrVacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Principal Software Engineer - Low Power Verification in San Jose, CA vacancy
- NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products...Suggested
$154k - $286k
...of technology. The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is... ...memory-coherent systems, where early software bring-up, performance analysis, and protocol... ...to PCIe and CXL In this role, the engineer will be responsible for designing,...SuggestedCadence Design Systems
San Jose, CA1 day ago$147.4k - $272.1k
...strong candidate to join our processor verification team focusing on Power Management and Clock Control... ...Processor Power Management Verification Engineer, you will have the responsibilities... ...assertions or silicon bringup or UPF and low power simulation Experience with...SuggestedRelocation- Position Overview We are looking for a Low Power Design/Verification ASIC Engineer - New College Grad 2026. The engineer will work with Low Power Architecture, Design, and Software teams to develop and verify power‑management solutions for NVIDIA’s GPU, SOC, and AI products...Suggested
$100k - $166.75k
Low Power ASIC Engineer - New College Grad 2026 page is loaded## Low Power ASIC Engineer - New College... ...now looking for an Low Power Design/Verification ASIC Engineer - New College Grad 2026... ...Low Power Architecture, Design, and Software teams to understand next generation...Suggested- ...that's giving advanced electronics the power to report on their own health. In a digital... ...a We are looking for a Senior Design Verification Engineer to join a global team of Application... ...of CDC/RDC, formal verification, and low-power flows Good understanding of DFT...Work at office
proteanTecs
Santa Clara, CA1 day ago $203.8k - $315.9k
...Description Job Title: Principal Software Engineer, Embedded Linux Job Location: San Jose,... ...drivers for peripheral devices including Low and High speed interfaces for Linux... ...working with silicon teams for pre-silicon verification, post-silicon bring-up and...Full timeWork at officeSiMa Technologies
San Jose, CA3 days ago- ...overcome new design challenges and create innovative, low-power circuits. Candidates should have at least 6... ...of experience in transistor-level design and verification of SRAM. A Master's in Electrical or Computer Engineering is preferred. NVIDIA champions diversity and is...
$176.3k - $264.5k
Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS... ...WiFi (802.11x) technology, SOC Design, Low Power micro-architecture, Power Intent/Implementation... ...and design. Also work closely with verification team to develop verification plans and...Work experience placementWork from home$116k - $218.5k
NVIDIA Corporation in Santa Clara is seeking a Formal Verification Engineer specializing in firmware verification. In this role, you will ensure the correctness, security, and reliability of low-level software, applying advanced formal methods for complex verification challenges...$152k - $241.5k
...highly motivated Firmware Engineer to join the NVLink... ...role, you will develop software for next-generation... ...connects the world’s most powerful AI and high-... ...are passionate about low-level development, automation... ...from design to final verification. Own, define, develop,...- A leading technology company is seeking a CPU Processor Power Management Verification Engineer in Santa Clara, California. This role involves verifying Power Management and Clock Control logic, collaborating with cross-functional teams, and requires 3+ years of experience...
- ...technology company in Cupertino is seeking a talented individual for a role in low-power chip design. You will craft innovative solutions to complex challenges in collaboration with the Silicon Engineering Power team, leveraging AI and machine learning to develop tools that...
- ...leading technology company in Cupertino is seeking a creative software engineer to join the Messages team on Apple Watch. This role involves... ..., and testing software while optimizing for performance on low-powered devices. Candidates should have 3+ years of experience, a...
- NVIDIA Corporation in Santa Clara is seeking a Low Power ASIC Engineer - New College Grad 2026. This role involves collaborating with architecture, design, and software teams while developing test infrastructures to verify NVIDIA products' power management solutions. Candidates...
$240.8k - $321.5k
...create economic opportunity for all. Role Summary The Principal Engineer in the Identity Domain provides senior technical leadership... ...Incorporate global trends in identity and identity verification into platform design and standards Influence & Mentorship...Immediate starteBay Inc.
San Jose, CA1 day ago$272k - $431.25k
...NVIDIA Dynamo is a high-throughput, low-latency inference framework for serving generative AI and reasoning models across... ...deployment of cutting-edge LLM workloads. We are seeking a Principal Systems Engineer to define the vision and roadmap for memory management of large...Local areaRemote workNVIDIA Gruppe
Santa Clara, CA3 days ago$240k - $270k
...Principal Software Engineer - Switch Design Supermicro® is a Top Tier provider of advanced server, storage, and networking solutions for Data... ...switch hardware platforms. Developing and implementing low-level software that directly interacts with switch hardware...Remote workWorldwideSuper Micro Computer
San Jose, CA3 days ago- ...Principal Software Engineer Work mode: Hybrid Onsite Location(s): Valencia, CA, US, 91355 Additional Location(s): US-CA-Valencia; US-CA-San Diego... ...between devices and cloud systems via Bluetooth Low Energy (BLE) and AWS-based APIs. Develop and maintain libraries...Work at officeLocal areaRelocation package3 days per week
Boston Scientific
San Jose, CA2 days ago $96.8k - $223.4k
...Principal Software Engineer Oracle Cloud Infrastructure (OCI) is looking for a Principal Software Engineer... ...management Integrate with low-level hardware components (BMCs, NICs,... ...infrastructure, applications, and expertise to power everything from industry innovations...Temporary workFlexible hoursOracle
Santa Clara, CA1 day ago$172k - $349k
...Principal Software Engineer This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from... ...and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous...Work experience placementWork at office2 days per weekHewlett Packard Enterprise
Cupertino, CA16 days ago$165.8k - $307.9k
...result out workflow. Our Verification and Validation team, a part... ...responsible for ensuring a software product meets its specified... ...development lifecycle. As a Principal Software Developer in Test,... ...you will represent quality engineering and verification on behalf...Work at officeLocal areaRelocation packageF. Hoffmann-La Roche Ltd
Santa Clara, CA5 days ago$182k - $260k
...world’s largest security data lake to power our cloud-native Zero Trust Exchange... .... Role We are looking for a Principal Software Development Engineer (Microservices) to join our team in... ...develop, and deploy highly resilient, low-latency, event-driven solutions...Full timeWork at officeLocal area3 days per weekZscaler
San Jose, CA9 days ago$223.13k - $334.69k
..., which in turn leads to smaller, more powerful consumer electronics. ASML Brion is... ...highly accurate and ultra-fast OPC and OPC verification system, enables a unique set of... ...Role and responsibilities Product engineering team owns product lifecycle from design...Work at officeImmediate startRemote workWorldwideFlexible hours2 days per weekASML US, LLC
San Jose, CA2 days ago$147k - $237.5k
...technologies, various hypervisors, system software, and networking. Qualifications... ...as C, Python, and Go. ~ Proficiency in low-level linux systems programming technologies... ...MS degree in Computer Science, Computer Engineering, Electrical Engineering or equivalent or...Full timeWork at officePalo Alto Networks
Santa Clara, CA1 hour ago- ...components for data planes. We are hoping to enhance engineering efficiency by concentrating our expertise on building low level systems with high performance that can be... ...with executives for investment and drive the software design and development for new major data-plane...WorldwideFlexible hours
Ll Oefentherapie
Santa Clara, CA3 days ago $172k - $349k
...Principal Software Engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.... ...and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations...Work experience placementWork at officeHewlett Packard Enterprise Development LP
Sunnyvale, CA5 days ago$170k - $277k
...outcomes. Job Summary Join our world-class team of researchers and engineers in Headquarters, Santa Clara, California and play a pivotal role... ...as OAUTH, OIDC. Research pioneer -- A passion for delving into low-level systems and OS APIs, translating your findings into...Full timeWork at officeVisa sponsorshipWork visaPalo Alto Networks
Santa Clara, CA3 days ago$147k - $237.5k
...Digital Experience Management) group is seeking an accomplished Principal Software Engineer with expertise in developing client-side software for MacOS... ...focus on reliability, scalability, battery efficiency, and low system overhead. ~ Strong understanding of networking...Full timeWork at officeVisa sponsorshipWork visaPalo Alto Networks
Santa Clara, CA4 days ago$181.1k - $318.4k
...types of SOC architectures, high speed layered protocols, low-power driven architecture, and best-in-class DV methodology. You... ...complexities of multi-chip SOC debug architecture. As a Design Verification Engineer on our team, you\'ll be at the center of the verification...RelocationNight shift
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal Software Engineer - Low Power Verification. Be the first to apply!
Related searches
- principal software engineer San Jose, CA
- senior principal software engineer San Jose, CA
- energy engineer San Jose, CA
- power integrity engineer San Jose, CA
- energy efficiency engineer San Jose, CA
- senior power electronics engineer San Jose, CA
- power engineer San Jose, CA
- energy market engineer San Jose, CA
- principal architect San Jose, CA
- principal San Jose, CA