Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Verification Engineering Leader

$214.1k - $309.8k

Cisco Systems

The application window is expected to close on: 10/20/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the Team:Come join us and take part in shaping Cisco’s revolutionary solutions for data centers by designing some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world!Your Impact:As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco’s next generation of revolutionary data center solutions. By architecting and building cutting-edge DV infrastructure from scratch across block, cluster, and top-level environments, you will ensure maximum functional coverage and elite quality for highly complex silicon. You will collaborate closely across design, emulation, and software teams—debugging critical firmware issues and taking charge during hands-on ASIC bring-up. Ultimately, your technical leadership will guarantee seamless integration and optimal performance for the hardware platforms powering tomorrow's cloud infrastructure.Minimum Qualifications:Typically: Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experiencePrior experience with Verilog, SystemVerilog, and UVM within the last 2-3 years.Prior experience with scripting languages (i.e Perl or Python) Prior experience with ASIC design and verification processes, debugging, methodology, and tools.Prior experience in verifying blocks/clusters or full chip level for ASIC.Preferred Qualifications:Experience with Linux, C/C++, and/or Python/Perl.Experience with Veloce/Palladium/Zebu/HAPS is a plusPost-silicon lab bring-up experience.Strong domain experience on one or more protocols – PCIe, Ethernet, RDMA, TCP, Fiber Channel (FC)Experience with Formal verification (iev/vc formal/Jasper Gold)Experience with AI agents (i.e Cursor, Codex, CoPilot, etc…)Lead verification for a complete SOC or ASIC is a plusExperience with Forwarding logic/Parsers/P4 is a plusWhy Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $214,100.00 to $309,800.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$214,100.00 - $356,300.00Non-Metro New York state & Washington state:$192,400.00 - $317,200.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2014835Date posted : 2026-08-04Profession: Product and EngineeringEmployment type: Full time

Vacancy posted a month ago
Similar jobs that could be interesting for youBased on the ASIC Design Verification Engineering Leader in San Jose, CA vacancy
  • $186.9k - $267.7k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification... 
    Suggested
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    a month ago
  • $165k - $241.4k

     ...Routing, and Wireless products. We design networking hardware for...  ...testing some of the most advanced ASICs in the industry.Your ImpactParticipate in the ASIC design verification for Cisco high-end switching...  .../computer science/computer engineering/related degree and 7+ years... 
    Suggested
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    Cisco

    San Jose, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Suggested
    Full time
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $129.2k - $209k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Suggested
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $175k - $265k

     ...a company and culture designed to last — one grounded...  ...and grow into a future leader in an industry poised...  ...DoDevelop and execute verification plans across the SoC/IP...  ...for complex ASIC/SoC designsWrite and debug...  ...BringBS in Electrical Engineering, Computer Science, or... 
    Suggested

    d-Matrix

    Santa Clara, CA
    1 day ago
  • $97.7k - $182.62k

     ...the job poster from Capgemini Engineering About the Job You're...  ...forward-thinking team as a Design Verification Engineer, contributing to the...  ...Capgemini Engineering World leader in engineering and R&D services...  ...00-$260,000.00 6 months ago ASIC Design Verification Engineer... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    22 hours ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  • $2,000 per month

     ...latency than a B200. With Etched ASICs, you can build products that...  ...closely with teams across Design, DV, Silicon Validation, Performance...  ...working with UVM verification environments.Background in design...  ...Cupertino, and greatly value engineering skills. We do not have boundaries... 

    ETCHED LLC

    Cupertino, CA
    3 days ago
  •  ...Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC designs.The ideal candidate brings hands‑on verification... 

    AMD

    Santa Clara, CA
    1 day ago
  •  ...Details:Job Description:About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own...  ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $190k - $250k

     ...Ayar Labs in San Jose, CA is seeking a Principal Engineer, Digital Verification and Emulation to spearhead verification efforts for our silicon photonic...  .... The ideal candidate has over 12 years of experience in ASIC/SoC verification and expertise with hardware emulation... 

    Ayar Labs

    San Jose, CA
    3 days ago
  • $207k - $230k

     ...Discover more at Principal Emulation Engineer — San Jose, CA Role Overview As a Principal...  ...operate emulation environments that let verification teams stress-test complex ASICs before silicon. You’ll partner closely with design, verification, firmware, and systems... 
    Immediate start
    Relocation
    Flexible hours

    Astera Labs

    San Jose, CA
    3 days ago
  • $143.8k - $230k

     ...Testbench environment using the framework of Verification Methodologies.Drive Test plans for all...  ...-random tests, etc. Lead reviews with design/architecture.Driver Verification quality...  ...testingMust have gone through a full ASIC cycle right from Architecture development... 
    Full time
    Local area

    Broadcom Corporation

    San Jose, CA
    1 day ago
  • $159.73k - $296.64k

     ...ASIC Verification EngineerWe are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy & development and debugging skills.Your ResponsibilitiesWorking as an independent contributor in the development and verification of the world leading... 
    Temporary work

    Nokia

    San Jose, CA
    3 days ago
  •  ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Contract work

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  • $122.44k - $232.19k

     ...OverviewWe are seeking experienced pre-silicon verification engineers who are passionate about driving...  .... Working closely with architecture, design, and software teams, you will help drive...  ...experience in SoC accelerators or custom ASIC designs.• 3+ years of experience in UVM... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $116k - $189.75k

     ...NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging... 
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...skilled Senior ASIC Verification Engineer to join our dynamic team. This role is...  ...modern data centers and applications to design memory acceleration.Key ResponsibilitiesDevelop... 

    CyberCoders

    Santa Clara, CA
    a month ago
  • $138k - $197k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained...  ...RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on...  ...for the verification of complex FPGA designs, ensuring their functionality, performance...  ...Skills Strong understanding of FPGA, ASIC, RTL design principles and... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    5 days ago
  • $155k - $222.6k

     ...networks. Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography...  ..., and noise, while handling ECO tasks.Your ImpactAs an ASIC Design Engineer on the STA team, you will play a pivotal role in extraction... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    a month ago
  • $136k - $212.8k

     ...bachelors degree in Electrical Engineering or a closely related...  ...require experience validating designs at multiple levels, from IP blocks...  ...preferred. Experience with formal verification methods, including...  ...looking for a strong background in ASIC design, proficiency with... 
    Full time

    Annapurna Labs (U.S.) Inc.

    Cupertino, CA
    9 days ago
  • $168k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU...  ...coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    a month ago
  • $168k - $264.5k

     ...We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the...  ...involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most... 
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring multiple physical blocks and over 300 clock domains. The... 

    AMD

    San Jose, CA
    a month ago
  • $100k

     ....Tenstorrent is looking for aFront End Design Verification Engineerto help verify the fetch unit for...  ....Who You AreA hands-on verification engineer who enjoys digging into complex processor...  ...in design verification for CPUs, SoCs, ASICs, or other complex digital designs.... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • Sandisk is seeking a self-directed Verification Methodology Engineer to design, build, and optimize infrastructure for our global ASIC team. You will evaluate, deploy, and integrate advanced verification tools while defining robust methodologies across the development lifecycle... 

    Sandisk

    Milpitas, CA
    1 day ago
  • $140k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral...  ...future for all.A world leader in smart mobile technologies...  ...and is seeking Hardware Design engineers with solid ASIC...  ..., etcExperience in verification, modeling, test-planningEducation... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    a month ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE:We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    1 day ago
  • $150.4k - $277.6k

     ...CPU Design Verification Engineer Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish... 
    Relocation

    Apple

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Verification Engineering Leader. Be the first to apply!