Lead ASIC Verification & Emulation Architect
Anysilicon
Cisco's Silicon One team in San Jose, CA is seeking an experienced verification leader to set vision and strategy for ASIC verification across multiple programs. You will mentor teams, lead architecture of scalable verification infrastructure, and drive cross-functional initiatives to improve coverage and quality. Deep expertise in SystemVerilog/UVM and emulation is required. This role offers growth opportunities within a major tech company and local collaboration in a dynamic, innovative
#J-18808-LjbffrVacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Lead ASIC Verification & Emulation Architect in San Jose, CA vacancy
- ...Eridu Corp. in Silicon Valley seeks a hands-on ASIC Design Verification Lead to own verification strategy and tape-out readiness for high-performance networking silicon. You will drive test plans, build scalable verification environments, and lead cross-functional debug...Suggested
- ...Jose, CA is seeking an experienced IC Verification Engineer to architect and implement scalable testbenches, drive... ...VMM, and a track record of completing ASIC projects from architecture to tape-out, plus mentoring teammates and leading verification strategy reviews. #J-18...Suggested
Broadcom Inc.
San Jose, CA3 days ago - ...Ampere Computing LLC is seeking a Distinguished Emulation & FPGA Prototyping Verification Engineer to lead SoC emulation verification and FPGA prototyping for server-class AI cloud-native processors. You will drive verification strategies, develop test content, and collaborate...Suggested
Ampere Computing LLC
Santa Clara, CA3 days ago - ...Cisco Systems in San Jose, CA is seeking an ASIC DFT - Emulation Technical Lead to architect state-of-the-art emulation environments and drive pre-silicon testing for the Silicon One family. You will collaborate with front-end RTL, physical design, and ATPG teams to troubleshoot...Suggested
Cisco Systems
San Jose, CA2 days ago - ...Google LLC is seeking an ASIC Design Verification Technical Lead for high-speed DSP to shape AI/ML hardware acceleration. You will drive verification... ...blocks, with emphasis on pre/post-silicon correlation and emulation strategies. You will collaborate with DSP designers...Suggested
- ...Hewlett Packard Enterprise in Sunnyvale, CA, is seeking a Senior ASIC Verification Engineer to lead block- and subsystem-verification efforts within a fast-paced silicon group. You will craft test plans, build and maintain UVM environments, and drive coverage to closure...
Hewlett Packard Enterprise
Sunnyvale, CA1 day ago $200k - $275k
...LinkedIn and X.Principal AI Accelerator Architect Lead Boston, MA; San Jose, CA Team: MicroAI... ...Collaborate across architecture, design, verification, firmware, and physical design teams to... ...leadership and management roles Proven ASIC design expertise, encompassing high-...Permanent employmentFull timeWork at officeDay shiftAnalog Devices
San Jose, CA23 hours ago$232k - $368k
...seeking an outstanding SoC Verification Engineer to serve as a... ...workstreams.Collaborate with architects, IP owners, emulation team, FPGA team, and infrastructure... ...clear mitigation plans.Lead risk identification and... ...of hands-on experience in ASIC/SoC functional...Full timeNvidia
Santa Clara, CA23 hours ago$200k - $300k
Job Title: Principal ASIC Architect - Memory Systems & AI InterconnectsJob Location: Santa Clara... ...seeking a Principal ASIC Architect to lead architecture and system-level design of... ...with product teams, ASIC design, verification, firmware, and system integration to set...CyberCoders
Santa Clara, CA23 hours ago- ...The Silicon One team at Cisco is seeking a DFT Verification Lead in San Jose, CA. You will own test planning and develop test benches to verify DFT architecture for ATE screening, in-system test, and debug needs. You will collaborate across front-end RTL, back-end physical...
Cisco
San Jose, CA3 days ago $98.6k - $133.4k
ASIC/FPGA Design and Verification Engineer - Space Electronics - MTV (Associate, Experienced, or Lead)Company:The Boeing CompanyBoeing Space, Intelligence & Weapons Systems has an... ...equivalent experienceExperience with hardware emulators, especially PalladiumProficiency with...Permanent employmentFull timeWork experience placementInterim roleRelocationVisa sponsorshipWork visaFlexible hoursShift workDay shiftBoeing
Mountain View, CA1 day ago- ...Google in Sunnyvale seeks a senior hardware emulation engineer to shape TPU architecture and verification for AI/ML hardware acceleration. You will drive custom... ...bring up high-speed interfaces and validate complex ASIC systems, with a strong emphasis on pre-silicon and...
Google
Sunnyvale, CA2 days ago - ...San Jose is seeking a Principal Engineer for AI & ML design verification. You will independently verify MLA components from block to SoC... ..., SoC Hardware and Software to bring up MLA IP on emulators and silicon, delivering robust #J-18808-Ljbffr Jobleads-US
$185.5k - $344.5k
...and Austin, TXJob DescriptionResponsibilities As a Design Verification Team Director, lead and run the Processor Verification team, you will be... ...highly complex CPU designs.You will implement simulation or emulation testbenches, assembly/C language diagnostics, assertion...Full timeFlexible hoursCadence Design Systems
San Jose, CA2 days ago$224k - $356.5k
...setting the stage for the future of autonomous driving. As a Lead Safety Architect, you will be at the forefront of our autonomous vehicle... ...multi-functional efforts in architecture, development, or verification.Excellent analytical and problem-solving skills.Strong written...Full timeRemote workNvidia
Santa Clara, CA2 days ago$186.9k - $267.7k
...will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification... ...-functional teams to verify the ASIC in simulation, in emulation, and during ASIC bring-up. Your Impact:Maintaining...Full timeTemporary workWork at officeLocal areaFlexible hoursCISCO Systems
San Jose, CA3 days ago- Cisco Silicon One is seeking a seasoned CAD/DFT engineer to own end-to-end DFT flow architecture and to drive scalable CAD infrastructure across RTL through ATPG, simulation, and reporting. You will spearhead robust regression frameworks and AI-powered log analysis to ...
Cisco Systems, Inc.
San Jose, CA1 day ago - ...Signal and Power Integrity Technical Leader to guide the packaging SI/PI team in defining, designing, and validating high-performance ASIC packages. You will partner with layout and system teams to ensure optimal SI/PI across interposer, substrate, and PCB while...Remote job
- ...we advance your career. THE ROLE: As ASIC Director - Chip Lead in our Product Development team, you... ..., design for test & manufacturing, verification, physical design & timing closure, physical... ...senior silicon design engineers, architects, and micro-architects from a wide...
AMD
San Jose, CA3 days ago $220.92k - $311.89k
...speeds from 400G today to 1.6T+ tomorrow.We are seeking a Lead Analog SerDes Architect / Design Engineer to join our team and shape the future... ...design flow• Experience with full-chip designs, ESDs and verification flows.Preferred Qualifications• Familiarity with Optical...Full timeLocal areaShift workIntel
Santa Clara, CA1 day ago- ...Apple Inc. in Santa Clara is seeking an experienced engineer to join our ASIC design team focused on memory subsystem architecture. You will drive RTL/micro-architecture, high-performance memory designs, and DRAM controller/PHY development, including calibration and interconnect...
Apple Inc.
Santa Clara, CA1 day ago - ...d-Matrix in Santa Clara, CA is seeking a principal Design Verification Engineer to drive SoC verification from architecture to tape-out, in... ...offers a collaborative culture with transparency, opportunities to lead verification environments, and growth within a cutting-edge AI...
d-Matrix
Santa Clara, CA1 day ago - ...Google LLC in Sunnyvale, CA is seeking a Senior Hardware Emulation Engineer to help shape AI/ML hardware acceleration. You will develop... ...platforms and collaborate across firmware, software, and verification teams. You will bring up high-speed interfaces, optimize toolchains...
Google LLC
Sunnyvale, CA1 day ago - ...InnoPhase IoT, Inc. seeks a Sr. Staff/Principal Digital Design Engineer to lead front-to-back digital design and verification for state-of-the-art SoCs. You will guide architectures, drive verification strategies, and mentor teams across System, Software, RF, and Test...
- ...Qorvo is seeking a Sr Principal Mixed Signal Verification Engineer in San Jose to lead verification for power-management ICs. You will develop metric-driven plans, create constrained-random tests, and build models to support TL simulations, collaborating closely with design...
- ...Cisco's Common Hardware Group is seeking a senior ASIC Design Engineer to design and implement advanced ASICs powering networking... ...The role requires mentoring junior engineers, collaborating with verification and physical design teams, and performing post-silicon validation...
Anysilicon
San Jose, CA1 day ago - ...plans, every role at AMD contributes to something bigger — technology that moves the world forward.THE ROLE:We are seeking a lead PPA Architect to ensure that CPU Core & Cache complexes used in embedded products meets the product performance requirements while operating...Temporary work
AMD
Santa Clara, CA23 hours ago - ...means we prioritize a diverse F5 community where each individual can thrive.Job Description:F5 is seeking a Senior Architect for Application Security to lead technical strategy and architecture across its entire security portfolio, including WAF, DDoS mitigation, AI...Full timeLocal area
F5 Networks
San Jose, CA3 days ago $236k - $329k
Architect end-to-end XR headsets, optimizing trade-offs across FOV, resolution, compute, power, and form factor.Integrate advanced optical... ...pipelines to maximize tracking accuracy and minimize latency.Lead alignment across cross-functional teams (e.g., Mechanical, Electrical...WorldwideGoogle
San Jose, CA2 days ago- ...Micron Technology seeks a Principal ASIC Design Engineer to lead digital design for high-speed interfaces, steering architecture through tape-... ...timing targets. The role demands strong SystemVerilog, RTL verification, and a track record of front-to-back tape-outs....
Anysilicon
San Jose, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead ASIC Verification & Emulation Architect. Be the first to apply!
