Lead Analog SerDes Architect/Design Engineer
$214.73k - $303.14kIntel Corporation
- **Welcome!**## .Lead Analog SerDes Architect/Design Engineer page is loaded## Lead Analog SerDes Architect/Design Engineerlocations: US, California, Santa Claratime type: Full timeposted on: Posted Yesterdayjob requisition id: JR0278355# **Job Details:**## Job Description:Intel Integrated Photonics Solutions (IPS) is driving the future of high-speed connectivity for data centers through cutting-edge silicon photonics integration. As part of Intel’s Data Center Group, we are transforming Intel from a PC-centric company into a leader powering the cloud and billions of connected devices.Since pioneering the world’s first hybrid silicon laser, IPS has led the industry in scalable, high-volume manufacturing and advanced photonics development. Our mission: deliver next-generation bandwidth growth with smaller form factors, co-packaging, and speeds from 400G today to 1.6T+ tomorrow. We are seeking a Lead Analog SerDes Architect / Design Engineer to join our team and shape the future of data center connectivity. In this role, you will:* Defining circuit architecture and enabling designs meeting power, and performance for next generation optical interconnects based on system specifications.* As part of the team developing key integrated circuit components the engineer must be able to work collaboratively leading block level development.* Specify, architect and design low voltage and low power Mixed-Signal integrated circuits and work collaboratively with digital designers.* Plan design work with constraints on performance, schedule and quality.* Provide guidance to junior designers and layout engineers.* Guidance to develop test plans for post-silicon characterization.* Document all design work with review materials and detailed design descriptions..**If you are passionate about pushing the limits and want to influence Intel’s differentiation in advanced photonic development, join us and accelerate the future of data center technology,**## **Qualifications:**Minimum Qualifications The ideal candidate should have a minimum of MS in Electrical Engineering with 8+ years of experience in high-speed serial links and deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies. • Hands-on circuit design experience of SerDes blocks like Equalizers, PLL, Phase-Interpolators, CDR, etc. for 28Gbps+ data rates. • Experience with design of inductors, transmission line, Trans-Impedance Amplifiers (TIA) and modulator drivers. • Experience with design of precision analog circuits like ADC/DACs. • Experience with designing PAM4/NRZ links. • Experience with Mixed signal design flow • Experience with full-chip designs, ESDs and verification flows. Preferred Qualifications • Familiarity with Optical communications. • Experience with 400G/800G/1.6T optical links. • Experience with package/test setup design.## Job Type:Experienced Hire## Shift:Shift 1 (United States of America)## Primary Location:US, California, Santa Clara## Additional Locations:## Business group:At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners.## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.**Benefits:**We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:Annual Salary Range for jobs which could be performed in the US: $214,730.00-303,140.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.**Work Model for this Role**This role will require an on-site presence. \* Job posting details (such as work model, location or time type) are subject to change.
- J-18808-Ljbffr Intel Corporation
Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Lead Analog SerDes Architect/Design Engineer in Santa Clara, CA vacancy
- ...Sunnyvale, California, is seeking a visionary leader in analog design for developing wireline transceivers. With over 1... ...drive innovations in high-speed connectivity, lead cross-functional teams, and mentor junior engineers. A Master's degree in Electrical Engineering is...Suggested
- A leading semiconductor company seeks a Lead Analog SerDes Architect/Design Engineer to shape the future of data center connectivity in Santa Clara, CA. The ideal candidate will have a strong background in high-speed serial link design, with hands-on experience in analog...Suggested
- SerDes Architect and Design Engineer Responsibilities Correlate silicon measurements with simulated data, and lead performance optimization in the system environment Define architecture,... ...generation SerDes Design high-performance analog/mixed-signal circuits in advanced...Suggested
- Chelsea Search Group is seeking a SerDes Architect and Design Engineer located in San Jose, California. The ideal candidate will have over 10 years of... ...in Electrical Engineering. Key responsibilities include leading performance optimization, defining architecture for next...Suggested
$200k - $280k
Lightmatter is seeking an Analog Architect to design innovative analog and mixed-signal solutions for its next-generation optical-engine products. Responsibilities include architecting high-speed electro-optical interfaces and collaborating across disciplines. Candidates...Suggested- TylSemi in San Jose is seeking a High-Speed IO Architect to lead the architecture of high-speed interfaces... ...families. You will drive key decisions on SerDes architecture and UCIe integrations while collaborating with engineering teams and vendor partners. The ideal...
- A leading technology company is looking for a SERDES Micro Architect to define the architecture for advanced silicon products. The role involves leading design verification, reviewing firmware, and working with cross-functional teams. Candidates should have a BS degree,...
- ...learning machines. We lead in chip design, verification, and IP integration... ...in the field of analog design, with a passion for architecting next-generation... ...and developing junior engineers, while driving complex... ...top-tier performance of SerDes IP solutions. Driving technical...
$181.1k - $318.4k
...Hardware We are seeking talented Analog Mixed‑Signal designers to join our high‑speed SerDes team. Our team specializes in... ...property (IP) for Apple’s world‑leading system‑on‑chip (SOC). In this role... ...large teams and guiding junior engineers to develop circuit components required...Relocation package- Apple Inc. in Cupertino, California is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and leading discussions with cross-functional teams to create specifications....
- Texas Instruments is seeking a Design Verification Engineer in Santa Clara, California. The role involves confirming the accuracy of analog and mixed signal designs, working independently with product development teams, and analyzing equipment to establish operating data...
$112k - $242k
...MaxLinear is searching for RF/MS IC Design Engineers to design, simulate, verify,... ...systems for high‑speed PAM4 SerDes and optical networking... ...Responsibilities include: Architect, design, simulate, and... ...passionate about high‑speed analog/mixed‑signal IC design. Experience...$112k - $242k
...seeking talented RF/MS IC Design Engineers at all levels to join... .... MaxLinear is a leading provider of radio frequency (RF), analog, digital, and mixed-signal... ...focus on high-speed PAM4 SerDes and optical... ...networking applications Architect, design, simulate, and...Work experience placementLive in$181.1k - $318.4k
...United States Hardware Analog Mixed-Signal (AMS)... ...seeking a self‑motivated SERDES Micro Architect to drive the... ...with emphasis on SERDES design. You will review firmware... ...behavior. You would lead the debug effort in... ...with signal integrity engineers to determine system requirements...Relocation$240k - $334k
Google Inc. is seeking an experienced Analog Design Engineer to shape the future of AI/ML hardware acceleration, driving state-of-the-art TPU technology for demanding applications. The ideal candidate will have deep expertise in Analog/Mixed-Signal design, with a minimum...Full time$200k - $280k
Lightmatter is leading the revolution in AI data center... ...3D-stacked photonics engine, Passage™, capable of... ...with light! As an Analog Architect, you will spearhead pathfinding... ...(CPO) solutions. Design next-generation high-... ...in high-speed SERDES design in advanced process...Full timeTemporary workFlexible hours- ...Clara, CA headquarters 3 days per week. The role: Digital Design Engineer, Micro-Architect, Principal What you will do: As part of this team, you... ...and RTL, synthesis, logic and timing verification using leading edge CAD tools and semiconductor process technologies. You...Work experience placement3 days per week
- PLL Architect and Design Engineer Responsibilities Address challenges in advanced node technologies, such as self‑heating, electromigration, voltage... ...level noise optimization. Architect, design and simulate analog/mixed‑signal PLL building blocks (VCOs, charge pumps,...
- ...ADC Architect And Development Lead ADC architect and development lead focusing on high-performance analog-to-digital converters. The successful candidate in this role will work with... ...of high performance transistor level design starting from initial specification, through...
Omni Design Technologies Inc
Milpitas, CA3 days ago - ...Overview We are seeking an experienced Automation Anywhere RPA Architect/Lead to drive our organization's robotic process automation initiatives. The ideal candidate will lead the technical design, development, and implementation of enterprise-wide RPA solutions while...Work at office
ClifyX
Sunnyvale, CA1 day ago - ...Job Title: SAP S4/Hana EWM Architect lead. Location: Sunnyvale, CA. Duration: Long Term Contract. Direct Client... ...integrating decentralized EWM with other systems. Architectural Design: Ability to design scalable and high-performing EWM solutions...Long term contract
Numeric
Sunnyvale, CA1 day ago - ...Power BI Lead / Architect Santa Clara, CA - Hybrid 6 Months Contract Job Description: We are seeking a Power BI Lead/Architect with a strong background in User Experience (UX) Design to transform a client's Power BI system into a user-friendly, intuitive...Contract work
Veracity
Santa Clara, CA1 day ago $133.4k - $259.4k
...GlobalFoundries: GlobalFoundries is a leading full-service semiconductor... ...a unique combination of design, development, and fabrication... ...(M&A) Lead Integration Architect to join our dynamic team. The... ...organization. Bachelor’s degree in Engineering, Computer Science, Business...Local areaGLOBALFOUNDRIES
Santa Clara, CA11 days ago- ...the Microsoft solution stack and enterprise application integration. Technical experience in.Net, C#, PowerShell, JS, SharePoint Designer, InfoPath, HTML, CSS, XSL, XSLT, CSOM, Graph API, SharePoint Framework. Experience developing governance for tenant and site collections...Work at office
ClifyX
Santa Clara, CA3 days ago $112k - $242k
MaxLinear is seeking an RF/MS IC Design Engineer in San Jose, California, to design and verify RF/mixed-signal systems for high-speed applications... ...in Electrical Engineering and relevant experience in analog/mixed-signal design. The role offers a competitive salary range...$136k - $218.5k
Senior Mixed Signal Design Engineer page is loaded## Senior... ...Signal high-speed I/O SerDes group, you'll be working... ...as well as industry-leading proprietary high-speed... ...be doing:*** Work with analog designers to create accurate... ...’ll work with system architects, digital designers to...Immediate start- ...Together, we advance your career. THE ROLE: AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-... ...RESPONSIBILITIES: Collaborate with system link architects to micro-architect cutting edge high-speed...
$132k - $207k
...creativity and intelligence. Whether you are a Mask Layout Design Engineer, we would love to hear from you. We are looking for a Senior... ...layout for mixed-signal functions like PLL's, high speed SerDes, Analog to Digital converters, ESD structures designs in groundbreaking...- A leading semiconductor company based in California is seeking an innovative RTL design engineer to develop high-performance wireline transceivers. The role requires proficiency in... ...include collaborating on high-speed SerDes design and performing various verification...
$116k - $246k
Micron Technology, Inc. is seeking a Sr. or Staff Design Engineer in San Jose, California, who will contribute to developing best-in-class memory products. The role involves designing and analyzing analog circuits and optimizing performance across various applications....
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead Analog SerDes Architect/Design Engineer. Be the first to apply!
