Lead Analog SerDes Architect/Design Engineer
$214.73k - $303.14kIntel Corporation
- **Welcome!**## .Lead Analog SerDes Architect/Design Engineer page is loaded## Lead Analog SerDes Architect/Design Engineerlocations: US, California, Santa Claratime type: Full timeposted on: Posted Yesterdayjob requisition id: JR0278355# **Job Details:**## Job Description:Intel Integrated Photonics Solutions (IPS) is driving the future of high-speed connectivity for data centers through cutting-edge silicon photonics integration. As part of Intel’s Data Center Group, we are transforming Intel from a PC-centric company into a leader powering the cloud and billions of connected devices.Since pioneering the world’s first hybrid silicon laser, IPS has led the industry in scalable, high-volume manufacturing and advanced photonics development. Our mission: deliver next-generation bandwidth growth with smaller form factors, co-packaging, and speeds from 400G today to 1.6T+ tomorrow. We are seeking a Lead Analog SerDes Architect / Design Engineer to join our team and shape the future of data center connectivity. In this role, you will:* Defining circuit architecture and enabling designs meeting power, and performance for next generation optical interconnects based on system specifications.* As part of the team developing key integrated circuit components the engineer must be able to work collaboratively leading block level development.* Specify, architect and design low voltage and low power Mixed-Signal integrated circuits and work collaboratively with digital designers.* Plan design work with constraints on performance, schedule and quality.* Provide guidance to junior designers and layout engineers.* Guidance to develop test plans for post-silicon characterization.* Document all design work with review materials and detailed design descriptions..**If you are passionate about pushing the limits and want to influence Intel’s differentiation in advanced photonic development, join us and accelerate the future of data center technology,**## **Qualifications:**Minimum Qualifications The ideal candidate should have a minimum of MS in Electrical Engineering with 8+ years of experience in high-speed serial links and deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies. • Hands-on circuit design experience of SerDes blocks like Equalizers, PLL, Phase-Interpolators, CDR, etc. for 28Gbps+ data rates. • Experience with design of inductors, transmission line, Trans-Impedance Amplifiers (TIA) and modulator drivers. • Experience with design of precision analog circuits like ADC/DACs. • Experience with designing PAM4/NRZ links. • Experience with Mixed signal design flow • Experience with full-chip designs, ESDs and verification flows. Preferred Qualifications • Familiarity with Optical communications. • Experience with 400G/800G/1.6T optical links. • Experience with package/test setup design.## Job Type:Experienced Hire## Shift:Shift 1 (United States of America)## Primary Location:US, California, Santa Clara## Additional Locations:## Business group:At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners.## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.**Benefits:**We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:Annual Salary Range for jobs which could be performed in the US: $214,730.00-303,140.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.**Work Model for this Role**This role will require an on-site presence. \* Job posting details (such as work model, location or time type) are subject to change.
- J-18808-Ljbffr Intel Corporation
Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the Lead Analog SerDes Architect/Design Engineer in Santa Clara, CA vacancy
- A leading semiconductor company seeks a Lead Analog SerDes Architect/Design Engineer to shape the future of data center connectivity in Santa Clara, CA. The ideal candidate will have a strong background in high-speed serial link design, with hands-on experience in analog...Suggested
- ...SerDes Architect And Development Lead SerDes architect and development lead focused on PAM4 ADC and DAC based... ...high performance transistor level design starting from initial specification,... ...years of experience in high-performance analog or mixed-signal IC development in...Suggested
Omni Design Technologies Inc
Milpitas, CA3 days ago - Synopsys, Inc. is seeking an expert to develop SerDes system models for PCIe and Ethernet in optical systems. Your work will define... ...respins. The ideal candidate holds an M.Sc. or Ph.D. in Electrical Engineering or related and has deep expertise in optical specs and SerDes...Suggested
- A leading technology company is looking for a SERDES Micro Architect to define the architecture for advanced silicon products. The role involves leading design verification, reviewing firmware, and working with cross-functional teams. Candidates should have a BS degree,...Suggested
$181.1k - $318.4k
...Hardware We are seeking talented Analog Mixed‑Signal designers to join our high‑speed SerDes team. Our team specializes in... ...property (IP) for Apple’s world‑leading system‑on‑chip (SOC). In this role... ...large teams and guiding junior engineers to develop circuit components required...SuggestedRelocation package- Apple Inc. in Cupertino, California is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and leading discussions with cross-functional teams to create specifications....
- A leading semiconductor company is seeking a Senior Technical Leader to shape Memory PHY technology... ...and technical decisions for cutting-edge designs in mixed-signal circuits and influence... ...will have over 15 years’ experience in analog and mixed-signal design, especially in...
- Texas Instruments is seeking a Design Verification Engineer in Santa Clara, California. The role involves confirming the accuracy of analog and mixed signal designs, working independently with product development teams, and analyzing equipment to establish operating data...
$181.1k - $318.4k
...United States Hardware Analog Mixed-Signal (AMS)... ...seeking a self‑motivated SERDES Micro Architect to drive the... ...with emphasis on SERDES design. You will review firmware... ...behavior. You would lead the debug effort in... ...with signal integrity engineers to determine system requirements...Relocation$240k - $334k
Google Inc. is seeking an experienced Analog Design Engineer to shape the future of AI/ML hardware acceleration, driving state-of-the-art TPU technology for demanding applications. The ideal candidate will have deep expertise in Analog/Mixed-Signal design, with a minimum...Full time- ...is seeking an experienced DSP Architect in Milpitas, California. The... ...speed serial links, focusing on SerDes PHY development and... ...background in Electrical/Electronics Engineering is required. Responsibilities include collaborating with analog teams and documenting...
- ...within an AI‑driven roadmap. You will lead and architect the memory subsystem of next‑generation... ...generations of DDR5 and DDR4 in both design and debug. You will work closely with... ...EXPERIENCE Extensive experience in hardware engineering, with a focus on next‑generation DDR5/...
$120k - $192k
...Broadcom is looking for a highly motivated high-speed analog mixed-signal designer. You will be responsible for developing and validating analog... .... Qualifications include: MS in Electrical Engineering or Computer Engineering with 6+ years of experience developing...Local areaBroadcom Corporation
San Jose, CA8 days ago$181.1k - $318.4k
A leading technology company in Santa Clara seeks a GPU Top Level Physical Design engineer. In this role, you will collaborate on chip design and integrate leading-edge technologies. You must have a BS degree and 10 years of experience, along with expertise in ASIC integration...$136k - $218.5k
Senior Mixed Signal Design Engineer page is loaded## Senior... ...Signal high-speed I/O SerDes group, you'll be working... ...as well as industry-leading proprietary high-speed... ...be doing:*** Work with analog designers to create accurate... ...’ll work with system architects, digital designers to...Immediate start$133.4k - $259.4k
...GlobalFoundries: GlobalFoundries is a leading full-service semiconductor... ...a unique combination of design, development, and fabrication... ...(M&A) Lead Integration Architect to join our dynamic team. The... ...organization. Bachelor’s degree in Engineering, Computer Science, Business...Local areaGLOBALFOUNDRIES
Santa Clara, CA4 days ago$132k - $207k
Senior Mask Design Engineer - Hardware page is loaded## Senior Mask Design Engineer - Hardwarelocations: US, CA, Santa Clara: US, CA,... ...physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog to Digital converters, ESD structures designs in...$116k - $189.75k
NVIDIA Gruppe is seeking a motivated Circuit Design Engineer in Santa Clara. This role focuses on processor design and improving the performance and security of next-generation products. Candidates should have a Master’s or PhD in Electrical Engineering and experience with...- A leading telecommunications company in California is seeking an experienced ASIC Product Engineer. The successful candidate will develop specifications for Analog ASICs in datacenter products, ensuring compliance through design and validation processes. This role involves...
- ...Job Title: SAP S4/Hana EWM Architect lead. Location: Sunnyvale, CA. Duration: Long Term Contract. Direct Client... ...integrating decentralized EWM with other systems. Architectural Design: Ability to design scalable and high-performing EWM solutions...Long term contract
Numeric
Sunnyvale, CA1 day ago $209k - $313k
...Date posted 05/27/2026 Category Engineering Hire Type Employee Job ID 1698... ...driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering... ...knowledge of high-speed NRZ and PAM4 SerDes transceivers for PCIe and Ethernet....Remote workSynopsys
Sunnyvale, CA15 days ago- ...energetic and experienced Linux Architect to join our Global IT team supporting Client design centers around the world. Members... ...support to product development engineers who are using Linux workstations... ...following criteria: Responsibilities: Leads global Product Development...Local areaRemote workWorldwide
$272k - $431.25k
NVIDIA Corporation in Santa Clara seeks a SoC Product Architect for its Telecom AI RAN team. The role involves defining SoC and platform architecture, developing AI-RAN roadmaps, and collaborating with teams to implement AI-native applications. Candidates should have a...$200k - $250k
Bolt Graphics is seeking a Lead SoC Architect in Sunnyvale, CA, responsible for defining architectures for next-generation semiconductor products. The role requires strong expertise in SoC architecture development and cross-functional collaboration. The ideal candidate...- NVIDIA Gruppe is looking for a Senior GPU & Deep Learning Architect to join its GPU Architecture group in California. In this role, you will lead efforts to design hardware for deep learning and advance parallel computation across projects. The ideal candidate will hold...
- Qualcomm is seeking a Principal Robotics SLAM and Positioning Lead to architect and own the localization and mapping services in our... ...will have extensive experience in SLAM systems and software engineering practices, working on real-world robotics problems. This key...
- A leading global technology company is seeking an experienced ASIC Design Architect to lead hardware architecture, microarchitecture, and the delivery of complex ASICs. The ideal candidate will have over 15 years of relevant experience, focusing on system architecture and...
$272k - $431.25k
NVIDIA Gruppe in Santa Clara is seeking a Lead SoC Product Architect for Telecom AI RAN. You'll define SoC architecture for radio and distributed unit products, developing NVIDIA’s AI-RAN roadmap in a collaborative environment. The ideal candidate has over 15 years of...- A leading semiconductor company in Sunnyvale, California seeks an experienced architect in memory PHY and power modeling. You'll design power-efficient architectures, optimize models, and lead cross-functional teams to innovate silicon solutions. The ideal candidate has...
- A leading automation firm in Santa Clara, California, is seeking an experienced ServiceNow professional with 5-10 years working with the platform. Candidates must have a strong background in leading teams, managing large-scale implementations, and integrating ServiceNow...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead Analog SerDes Architect/Design Engineer. Be the first to apply!
