Lead Analog SerDes Architect/Design Engineer
$214.73k - $303.14kIntel Corporation
- **Welcome!**## .Lead Analog SerDes Architect/Design Engineer page is loaded## Lead Analog SerDes Architect/Design Engineerlocations: US, California, Santa Claratime type: Full timeposted on: Posted Yesterdayjob requisition id: JR0278355# **Job Details:**## Job Description:Intel Integrated Photonics Solutions (IPS) is driving the future of high-speed connectivity for data centers through cutting-edge silicon photonics integration. As part of Intel’s Data Center Group, we are transforming Intel from a PC-centric company into a leader powering the cloud and billions of connected devices.Since pioneering the world’s first hybrid silicon laser, IPS has led the industry in scalable, high-volume manufacturing and advanced photonics development. Our mission: deliver next-generation bandwidth growth with smaller form factors, co-packaging, and speeds from 400G today to 1.6T+ tomorrow. We are seeking a Lead Analog SerDes Architect / Design Engineer to join our team and shape the future of data center connectivity. In this role, you will:* Defining circuit architecture and enabling designs meeting power, and performance for next generation optical interconnects based on system specifications.* As part of the team developing key integrated circuit components the engineer must be able to work collaboratively leading block level development.* Specify, architect and design low voltage and low power Mixed-Signal integrated circuits and work collaboratively with digital designers.* Plan design work with constraints on performance, schedule and quality.* Provide guidance to junior designers and layout engineers.* Guidance to develop test plans for post-silicon characterization.* Document all design work with review materials and detailed design descriptions..**If you are passionate about pushing the limits and want to influence Intel’s differentiation in advanced photonic development, join us and accelerate the future of data center technology,**## **Qualifications:**Minimum Qualifications The ideal candidate should have a minimum of MS in Electrical Engineering with 8+ years of experience in high-speed serial links and deep knowledge of analog CMOS/BiCMOS designs in deep sub-micron process technologies. • Hands-on circuit design experience of SerDes blocks like Equalizers, PLL, Phase-Interpolators, CDR, etc. for 28Gbps+ data rates. • Experience with design of inductors, transmission line, Trans-Impedance Amplifiers (TIA) and modulator drivers. • Experience with design of precision analog circuits like ADC/DACs. • Experience with designing PAM4/NRZ links. • Experience with Mixed signal design flow • Experience with full-chip designs, ESDs and verification flows. Preferred Qualifications • Familiarity with Optical communications. • Experience with 400G/800G/1.6T optical links. • Experience with package/test setup design.## Job Type:Experienced Hire## Shift:Shift 1 (United States of America)## Primary Location:US, California, Santa Clara## Additional Locations:## Business group:At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners.## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.**Benefits:**We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:Annual Salary Range for jobs which could be performed in the US: $214,730.00-303,140.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.**Work Model for this Role**This role will require an on-site presence. \* Job posting details (such as work model, location or time type) are subject to change.
- J-18808-Ljbffr Intel Corporation
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Lead Analog SerDes Architect/Design Engineer in Santa Clara, CA vacancy
- A leading semiconductor company seeks a Lead Analog SerDes Architect/Design Engineer to shape the future of data center connectivity in Santa Clara, CA. The ideal candidate will have a strong background in high-speed serial link design, with hands-on experience in analog...Suggested
- ...expert focused on high-speed NRZ and PAM4 SerDes transceivers for PCIe and Ethernet.... ....Sc. or Ph.D. in Electrical or Computer Engineering, robust technical acumen, and the ability... ...strategic approaches with the 3DIC team, and leading investigations to advance SI...Suggested
- Apple Inc. in Cupertino, California is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and leading discussions with cross-functional teams to create specifications....Suggested
$181.1k - $318.4k
...Hardware We are seeking talented Analog Mixed‑Signal designers to join our high‑speed SerDes team. Our team specializes in... ...property (IP) for Apple’s world‑leading system‑on‑chip (SOC). In this role... ...large teams and guiding junior engineers to develop circuit components required...SuggestedRelocation package$164.47k - $311.89k
Intel Corporation in Santa Clara, California is seeking an experienced engineer to develop analog and mixed-signal IP architectures. The ideal candidate will have a strong background in circuit design, with a focus on op-amps and comparators. This role offers a...Suggested- ...is seeking an experienced DSP Architect in Milpitas, California. The... ...speed serial links, focusing on SerDes PHY development and... ...background in Electrical/Electronics Engineering is required. Responsibilities include collaborating with analog teams and documenting...
- ...within an AI‑driven roadmap. You will lead and architect the memory subsystem of next‑generation... ...generations of DDR5 and DDR4 in both design and debug. You will work closely with... ...EXPERIENCE Extensive experience in hardware engineering, with a focus on next‑generation DDR5/...
- ...Together, we advance your career. The Role AMD SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-... ...Responsibilities Collaborate with system link architects to micro‑architect cutting edge high‑speed...
AMD
San Jose, CA2 days ago $158.76k - $194.04k
SiFive, Inc. seeks a Power‑Management/Reset/Clock Micro‑Architect and RTL Design Engineer in Santa Clara to design leading CPU and interconnect IP. You will collaborate with various teams to define specifications and optimize power-management features, ensuring high-quality...$181.1k - $318.4k
A leading technology company in Santa Clara seeks a GPU Top Level Physical Design engineer. In this role, you will collaborate on chip design and integrate leading-edge technologies. You must have a BS degree and 10 years of experience, along with expertise in ASIC integration...- ...driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering... ...knowledge of high-speed NRZ and PAM4 SerDes transceivers for PCIe and Ethernet.... .... or Ph.D. in Electrical or Computer Engineering, you bring both theoretical...
Synopsys
Sunnyvale, CA1 day ago $136k - $218.5k
...JR2018150 Job Category: Engineering Time Type: Full time NVIDIA... ...delivers innovative PHY designs that power the most... ...collaborate closely with analog designers and system architects to develop micro‑architecture... ...TIAs. Experience with SerDes architecture and building...Full time- KLA in Milpitas, CA, is seeking a Senior Engineer to lead innovations in electrical engineering, particularly in low noise analog and complex digital circuits. The role involves... ...feasibility studies, and working on PCB design using CAD tools. Candidates should possess...
$136k - $218.5k
Senior Mixed Signal Design Engineer page is loaded## Senior... ...Signal high-speed I/O SerDes group, you'll be working... ...as well as industry-leading proprietary high-speed... ...be doing:*** Work with analog designers to create accurate... ...’ll work with system architects, digital designers to...Immediate start$116k - $189.75k
NVIDIA Gruppe is seeking a motivated Circuit Design Engineer in Santa Clara. This role focuses on processor design and improving the performance and security of next-generation products. Candidates should have a Master’s or PhD in Electrical Engineering and experience with...$132k - $207k
Senior Mask Design Engineer - Hardware page is loaded## Senior Mask Design Engineer - Hardwarelocations: US, CA, Santa Clara: US, CA,... ...physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog to Digital converters, ESD structures designs in...$272k - $431.25k
...NVIDIA Gruppe in Santa Clara is seeking a seasoned architect specializing in CPU/GPU systems. The role involves developing innovative high-performance architectures and enhancing memory systems with a focus on energy efficiency. Candidates should have 18+ years of experience...- ...energetic and experienced Linux Architect to join our Global IT team supporting Client design centers around the world. Members... ...support to product development engineers who are using Linux workstations... ...following criteria: Responsibilities: Leads global Product Development...Local areaRemote workWorldwide
- NVIDIA is seeking a Lead SoC Product Architect for Telecom AI RAN in Santa Clara, California. The role involves defining SoC architecture for... ...definitions. Responsibilities include collaborating with engineering teams on AI-native applications and presenting technical...
- ...for an experienced and highly motivated Lead SoC Architect to lead the architecture definition... ...Collaborate with RTL, verification, physical design, firmware, software, and system teams... ...’s orMaster’s degree in Electrical Engineering, Computer Engineering, Computer...Work at officeNight shift
- Synopsys is seeking a Principal Memory PHY Architect in Sunnyvale, California. In this role, you will lead the design and development of advanced power-efficient memory... ...with cross-functional teams while mentoring engineers to ensure outstanding project outcomes. The ideal...
- Palo Alto Networks, Inc. is seeking a Senior Site Reliability Engineer to design and operate cloud-native infrastructure across GCP and AWS. This role involves leveraging AI and automation to enhance operational efficiency and reliability. The ideal candidate will have...
$272k - $431.25k
NVIDIA Corporation in Santa Clara seeks a SoC Product Architect for its Telecom AI RAN team. The role involves defining SoC and platform architecture, developing AI-RAN roadmaps, and collaborating with teams to implement AI-native applications. Candidates should have a...$320k
NVIDIA Gruppe is seeking a Distinguished Engineer for the Apache Spark Acceleration group. This role focuses on leading the architecture and implementation of accelerated Apache Spark, while engaging with open source communities. The ideal candidate will have at least...- ClinDCast LLC is looking for an experienced SAP BTP Development (ABAP) Lead / Solution Architect in Santa Clara, California. The successful candidate will provide technical leadership in the design and delivery of SAP solutions, particularly focusing on ABAP on HANA and...
$167k - $250.6k
Qualcomm is seeking a SoC Performance Architect in Santa Clara, California to create performance and power models for server-class SoCs. This role involves performance verification, power modeling, and collaborating with architects and RTL developers to enhance SoC features...Night shift- Bolt Graphics, Inc. is seeking a Lead SoC Architect to define architecture and technical direction for next-generation semiconductor products in Sunnyvale, CA. The ideal candidate will have over 10 years of experience in SoC architecture, strong leadership and problem-...
$152k - $287.5k
A leading semiconductor company is looking for a Senior Cache Coherency Architect in Santa Clara, CA. This role involves defining interconnect architecture and cache-coherency... ...degree, 5+ years of experience in processor design, and strong understanding of cache coherency...Night shift- Ericsson GmbH is seeking a Principal Modem Engineer in Santa Clara, California, to lead the development of advanced 5G cellular solutions. Your role encompasses the architecture and integration of cellular modem drivers and eSIM provisioning stacks on OpenWrt platforms...
$224k - $356.5k
...is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. What you’ll be doing: Leading multi‑functional initiatives to define safety architecture and requirements for autonomous vehicles. Delivering safety concepts and...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead Analog SerDes Architect/Design Engineer. Be the first to apply!
