Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

$127.63k - $191.2k

Marvell

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactAs a key CAD member of Marvell Central Engineering, you will play a leading role on developing next-generation Agentic design verification workflow and its add-on tools. You will have the opportunity to use your extensive design and CAD knowledge to participate in defining the whole organization's design infrastructure, methodology and workflows.What You Can ExpectWe are seeking a highly innovative engineer to lead the development of next-generation Agentic AI workflows for Front-End Engineering. This role will focus on:Develop and deploy agentic workflows for ASIC verification activities.Automate regression analysis, failure triage, root-cause identification, and coverage closure.Build AI agents that interact with EDA tools, simulation environments, and verification databases.Integrate LLM-based assistants into verification flows.Develop workflows for: Test generation Assertion generation UVM code creation Bug analysis Coverage improvement recommendations Documentation generationCollaborate with design, DV, CAD, and methodology teams.Measure and improve verification productivity through AI-driven automation.Develop scalable infrastructure for agent orchestration and multi-agent collaboration.What We're Looking ForBS/MS in Electrical Engineering, Computer Engineering, or related field.4+ years of ASIC Design Verification experience:Strong expertise in: SystemVerilog UVM Assertions (SVA) Functional Coverage Constrained-random verificationExperience with: Simulation-based verification Formal verification Emulation/FPGA prototypingDeep understanding of SoC/IP verification methodologies.AI Skills:Experience with: LLMs Agent frameworks, prompt engineering AI workflow orchestrationUnderstanding of: Multi-agent systems Autonomous planning and execution Tool calling and function orchestrationExperience with industry-standard tools such as:VCS/Verdi; Xcelium/Jasper, Siemens QuestaCoverage and regression management toolsScripting language experience.Expected Base Pay Range (USD)127,630 - 191,200, $ per annumThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success. Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at View email address on click.appcast.io Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.#LI-SA1SummaryLocation: Santa Clara, CAType:

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Sr. Staff CAD- ASIC Design Verification Agentic Workflow in Santa Clara, CA vacancy
  • $164.47k - $311.89k

     ...Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis...  ...RTL, physical design, and CAD to contribute across traditional...  ...boundaries. AI-assisted workflows are part of everyday development...  ...and methodologies), Custom ASIC (leveraging existing IP for... 
    Senior
    CAD
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  •  ...Sr. ASIC Verification Engineer Sunnyvale, CA Artificial intelligence (AI) is transforming our world. It can perform cognitive functions...  ...Tensordyne is a system solution company that specializes in the design of industry-leading high-performance, low-power AI... 
    Senior
    Work at office
    Remote work
    Flexible hours

    Tensordyne

    Sunnyvale, CA
    2 days ago
  •  ...NVIDIA Corporation is seeking a Senior ASIC Floorplan Design Engineer to shape floorplans for leading GPUs and SoCs. You will work with architects...  ...experience, with proficiency in Verilog/SystemVerilog, CAD tools, and C/C++. Equity and comprehensive benefits accompany... 
    Senior
    CAD

    Jobleads-US

    Santa Clara, CA
    14 hours ago
  • $159k - $239k

     ...deliver industry-leading silicon design, IP, simulation and analysis...  ...Define and track verification test plans for DDR PHY and memory...  ...assisted verification tools and workflows into the team's methodology...  ...engineering with 8+ years of hands-on ASIC verification experience... 
    Senior
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    a month ago
  •  ...Etched.ai, Inc. is seeking a Formal Verification Engineer to drive formal verification across custom IP, interface IP, and SoC subsystems for our ASICs in San Jose. You will collaborate with architects, RTL designers, and DV teams to prove design correctness and uncover... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...Hewlett Packard Enterprise Development LP is seeking a Senior ASIC Verification Engineer to lead VLSI verification efforts in a hybrid work model. You’ll design, validate and optimize complex ASIC blocks, mentor engineers, and collaborate with SW and logic teams to ensure... 
    Senior

    Jobleads-US

    Sunnyvale, CA
    2 days ago
  • $168k - $264.5k

     ...NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA...  ...understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis. Exposure to... 
    Senior
    Work experience placement

    Jobleads-US

    Santa Clara, CA
    14 hours ago
  •  ...NVIDIA Corporation is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. You will verify ASIC design, architecture, golden models, and micro-architecture using advanced methods, and collaborate with cross-functional... 
    Senior

    Jobleads-US

    Santa Clara, CA
    14 hours ago
  • $237k - $296k

     ...Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and...  ...Strategize and Implement LLM-augmented workflows for Front End Development. Safety-...  ...10+ years of industry experience in ASIC design verification. Engineers who have... 
    Senior
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    5 days ago
  • $130k - $277k

     ...team to collaborate with Micron’s various design and verification teams all over the world, support the...  ...satisfaction As Memory Design Group CAD Engineer at Micron Technology, Inc., you...  ...HSPICE. Experience with RTL‑to‑GDS flows. Agentic AIExperience with Cadence Virtuoso DFII... 
    CAD
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    5 days ago
  • $168k - $264.5k

     ...choice to join us today. Design-for-Test Engineering at...  ...solutions for DFT architecture, verification and post-silicon...  ...architecture, chip architecture, ASIC design, verification, CAD, VLSI, SW development, and...  ...with delivering efficient workflows and tools to help... 
    Senior
    CAD
    Full time

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $196k - $310.5k

     ...We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the...  ...in Verilog, System Verilog or similar HVL ~ Experience with CAD and physical design methodologies (flow and tool development)... 
    Senior
    CAD
    Work experience placement

    Jobleads-US

    Santa Clara, CA
    14 hours ago
  • $197k - $346k

     ...Sr Principal CAD & HPC Workflow Our vision is to transform how the world uses information to enrich life...  ...scale the platforms our worldwide design teams rely on every day, from CAD software...  ...help bring next-generation AI and agentic software solutions into Design Automation... 
    Senior
    CAD
    Full time
    Local area
    Worldwide
    Relocation

    Jobleads-US

    San Jose, CA
    5 days ago
  • $198k - $336k

     ...controllers at Micron, where cutting‑edge ASIC design meets high‑performance storage...  ...silicon lifecycle, partnering closely with verification, physical design, and system teams to bring...  ...DDR Experience with verification and CAD tools such as ncsim or Formality Proficiency... 
    CAD
    Full time
    Local area
    Relocation

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...deliver industry-leading silicon design, IP, simulation and analysis...  ...bottlenecks, optimize workflows, and inform next-generation...  ...including front-end design, verification, and CAD to ensure successful silicon...  ...years of hands-on experience in ASIC physical design,... 
    Senior
    CAD

    Jobleads-US

    Sunnyvale, CA
    14 hours ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. This position offers the opportunity to have real impact in a dynamic and technology-focused company, with your work influencing product lines ranging... 
    Senior

    NVIDIA

    Santa Clara, CA
    5 days ago
  • $219k - $351k

     ...part of a global leader whose innovative designs are pushing the boundaries of what’s...  ...week What You’ll Do Participate in verification strategy and methodology definitions...  ...Science with 20+ years working experience in ASIC verification preferred. Experience in... 
    Work experience placement
    Flexible hours

    Jobleads-US

    San Jose, CA
    5 days ago
  • $129.2k - $209k

     ...stronger relationships, and the kind of precision that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  •  ...Synopsys, Inc. seeks an experienced ASIC physical design engineer to drive timing closure for advanced-node designs and lead signoff readiness...  ..., Fusion Compiler, and Cadence tools, collaborating with CAD, verification, and frontend teams to ship silicon on schedule. #J-188... 
    Senior
    CAD

    Jobleads-US

    Sunnyvale, CA
    14 hours ago
  • $90k - $125k

     ...Senior Mechanical Designer Within SSOE's Advanced Technology...  ...streamlining complex workflows. Responsibilities...  ...with company and team CAD standards for quality...  ...with other Designers, Sr. Engineers, Project Managers...  .... Conduct field verifications and site assessments to... 
    Senior
    CAD
    Local area

    SSOE Group

    Santa Clara, CA
    2 days ago
  •  ...to learning machines. We lead in chip design, verification, and IP integration, empowering the creation...  ...understand how to design and scale agentic AI systems, including Generative AI...  ...APIs, microservices, and multi-agent workflows. Your experience integrating AI into workflows... 
    Senior

    Synopsys Inc

    Sunnyvale, CA
    2 days ago
  •  ...seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to...  ...remote roles. Cornelis Networks is hiring a Senior ASIC Verification Engineer with advanced skills and knowledge in key areas... 
    Senior
    Full time
    Remote work
    Flexible hours

    Cornelis Networks

    San Jose, CA
    1 day ago
  •  ...seeking a Senior SRAM Layout Design Engineer to own the complete custom...  ...design, PnR/integration, CAD, and foundry teams to deliver...  ...antenna, and associated physical verification checks with tools such as Calibre, ICV, or similar workflows. Support EM/IR review, power... 
    Senior
    CAD

    Vailexa

    Santa Clara, CA
    1 day ago
  • $158.5k - $321k

     ...Senior ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office...  ...Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and... 
    Senior
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    2 days ago
  •  ...future. Whether you’re designing next-gen processors,...  ...physical design for complex ASIC and SoC products,...  ...with architecture, RTL, CAD, technology, and...  ...signoff.Support formal verification, physical verification...  ...data-driven engineering workflows.Experience with data analysis... 
    Senior
    CAD

    AMD

    Santa Clara, CA
    1 day ago
  •  ...Sr Mechanical Engineer Intuitive designs and manufactures highly complex robotic systems for use in minimally...  ...perform the development, documentation, verification, and implementation of these...  ...and interesting. Proficiency in CAD (Solidworks preferred), including... 
    Senior
    CAD
    Local area
    Flexible hours

    Intuitive

    Sunnyvale, CA
    4 days ago
  •  .... We deliver industry-leading silicon design, IP, simulation and analysis solutions...  ...decade or more in the trenches of Physical Verification, where a single misaligned rule deck...  ...curious about what comes next. AI and agentic workflows are not buzzwords to you, they are... 

    Synopsys Inc

    Sunnyvale, CA
    7 days ago
  • $136k - $218.5k

     ...the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to...  ...infrastructure, operational metrics, and debug workflows. You will work across build,...  ...systems we operate.Collaborate with ASIC designers, verification engineers, firmware... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $200k - $300k

     ...are looking for an experienced verification leader to help verify and...  ...reliability and safety of the design, from individual RTL blocks through...  ...bring up. Partner with CAD and infrastructure teams on...  ...using AI assisted verification workflows to improve productivity and... 
    CAD
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    17 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. Staff CAD- ASIC Design Verification Agentic Workflow. Be the first to apply!