Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Performance Co-Design Engineer, TPU

$174k - $252k

Google

Conduct comprehensive serving performance studies on (current and emerging) LLMs (1P/3P models).Develop and maintain advanced simulation, profiling, and modeling tools to identify bottlenecks, understand key characteristics and project serving workload performance.Partner with model researchers, software and hardware teams to co-design architectural improvements tailored to Large Language Model (LLM) inference latency and throughput.Drive data-backed decisions that influence the roadmap for future TPU/Cloud Silicon architectures.Minimum qualifications:Bachelor’s degree in Computer Science, Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.5 years of experience in performance modeling/engineering, computer architecture, co-design, or systems engineering.Experience programming in C++ or Python.Preferred qualifications:Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.Experience with hardware/software co-design problems, especially performance analysis and identification at the pre-silicon stage.Experience enabling and optimizing large-scale ML models (e.g., LLMs, large embedding models).Experience with ML infrastructure, profiling tools, or deep learning inference/serving optimizations.Familiarity with accelerator architectures.Google Cloud’s mission is to make every business successful through AI by combining cutting-edge technology, infrastructure, and talent. AI/ML software engineers in Cloud bridge the gap between pioneering models and a massive product vehicle reaching billions. Our talent density and AI-powered tools drive rapid development, rooted in a culture of empowerment and a bias to action. In this role, you aren’t just building technology; you’re shaping the frontier of enterprise and driving the evolution of advanced models. The TPU Chip Architecture and Performance Co-design team is at the forefront of optimizing Google's custom AI silicon for next-generation machine learning models.As a Senior Performance Co-Design Engineer, you will focus and conduct LLM Serving Studies. In this role, you will work on analyzing and optimizing the serving performance of emerging models and use cases on our custom hardware. You will also work closely with hardware architects to influence the evolution of Google’s custom ML accelerators.The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $174000 - $252000 (USD) + 15% bonus target + equity + benefitsLearn more about benefits at Google.Bachelor’s degree in Computer Science, Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.5 years of experience in performance modeling/engineering, computer architecture, co-design, or systems engineering.Experience programming in C++ or Python.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior Performance Co-Design Engineer, TPU in Sunnyvale, CA vacancy
  • $192k - $279k

     ...software stack to enable performant training and serving of...  ...across hardware design, compiler development,...  ...s degree in Electrical Engineering, Computer Engineering,...  ..., or hardware-software co-design.Experience developing...  ...an opportunity to drive TPU (Tensor Processing Unit... 
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $168k - $264.5k

     ...spec to final shipment. NVIDIA's Silicon Co-Design Group sits at the convergence of architecture...  ...consequences: escapes, yield loss, and performance loss.We're hiring a Senior Manufacturing & System Co-Design Workflow Engineer to lead the methodology and infrastructure... 
    Senior
    Performance
    Full time
    Immediate start

    Nvidia

    Santa Clara, CA
    1 day ago
  • $163k - $237k

     ...microarchitecture and RTL execution to deliver high-performance network design components which meet strict power,...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology... 
    Senior
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $163k - $236k

     ...document the microarchitecture for digital designs within the TPU.Partner with Verification to develop...  ...of internal design tools, flows, and engineering methodologies.Minimum qualifications:...  ...design.Experience in optimizing for performance, power, and area.Cross-functional... 
    Senior
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

     ...Drive RTL development, debug functional/performance simulations.Meet schedule commitments...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ....8 years of experience with RTL design using Verilog/System Verilog and microarchitecture... 
    Senior
    Performance
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

     ...management and control subsystem's design microarchitecture...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology...  ...require you to coordinate and co-design with our software and... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

     ...library architectures, and design rule variations on...  ...Drive Design Technology Co-Optimization (DTCO) by...  ...innovations into system-level performance gains.Minimum...  ...s degree in Electrical Engineering, Computer Engineering,...  ...to drive cutting-edge TPU (Tensor Processing Unit... 
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

     ...group delivers innovative PHY designs that power the most powerful...  ...channels, supporting NVIDIA's high-performance interconnect protocols:...  ...networking and enabling the era of Co-Packaged Optics (CPO) for...  ...or M.S. degree in Electrical Engineering or equivalent experience.5+... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture, silicon, and platform — translating product noise targets into shipped... 
    Senior
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute to...  ...to achieve the best Power/Performance Analysis (PPA). This includes...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology... 
    Senior
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

     ...microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power,...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology... 
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $138k - $197k

     ...complex microarchitecture for the TPU, writing high-quality, performant, and power-efficient RTL code primarily...  ...continuous enhancement of internal design tools, flows, and methodologies....  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... 
    Performance
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $163k - $236k

     ...from HLS code to generated RTL.Design and maintain advanced...  ...specific methods such as C/RTL co-simulation, formal equivalence...  ...verifiability and mentor junior engineers on the nuances of HLS verification...  ..., delivering unparalleled performance, efficiency, and integration.... 
    Senior
    Performance
    Worldwide

    Google

    Mountain View, CA
    8 hours ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for...  ...outstanding opportunity to influence performance of the next generation GPU and SoC,...  ...knowledge or work experience in co-simulation environments such as VCS... 
    Senior
    Performance
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $164.47k - $311.89k

     ...Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In...  ...signoffs and achievement of performance and power metricsLead IP delivery to...  ...methodologies including UVM, SVA, ABV, and co-simulation; proficiency in low-power... 
    Senior
    Performance
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    SCG sits at the crossroads of design, architecture, marketing, and...  ...System Verification CoDesign Engineer, you will work on system-level...  ...reliability, and operations teams to co-design system-level speed...  ...coverage across testing flows. Perform closed loop validation by... 
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators. • Microarchitecture...  ...Ability to work well with others and a belief that engineering is a team sport. • Knowledge of at least one object-... 
    Senior
    Performance

    Baidu

    Sunnyvale, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $1...  ...seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of...  ...that meet product specifications.Perform extensive verification and validation of... 
    Senior
    Performance

    CyberCoders

    Santa Clara, CA
    3 days ago
  • $196k - $310.5k

     ...impact on the world.NVIDIA is seeking an outstanding Platform Design Engineer to join our Circuit Solutions Group team. In this role, you...  ...the platform specification and ensure the design meets the performance and testing requirements.Hands-on development and testing in... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in...  ....Shown experience in the following areas: Power, Performance and Area improvement Initiatives is a plus.Already a validated... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...apply for this job.Job DescriptionThe Senior Emulation Design Engineer position is your opportunity to join...  ...debugging, software development and performance analysis. This role is critical for validating...  ...verification, hardware/software co-simulation, Linux device drivers,... 
    Senior
    Performance

    Axiado Corporation

    San Jose, CA
    2 days ago
  • $168k - $264.5k

     ...team and help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position...  ...circuit to meet the specifications for system performance.Work closely with layout engineers by providing detailed... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...The Digital IP (DIP) group at NVIDIA develops IP for every chip designed at NVIDIA. This group works closely with internal SOC design,...  ...nodes and developing techniques to achieve optimal power, performance, and area characteristics.Guiding SOC design, silicon test, and... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $163k - $237k

     ...developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU generations.Collaborate with performance, architecture, and software teams to...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a... 
    Senior
    Performance
    Worldwide

    Google

    Mountain View, CA
    8 hours ago
  • $136k - $218.5k

    We are looking for a Senior Digital Design Engineer to join our Semi-Custom Silicon products group. In this role, you will join a group of hard working...  ...team, you will analyze the architectural requirements, perform the trade-off analysis for implementation, and deliver... 
    Senior
    Performance
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and...  ...work closely with cross-functional teams to improve the performance, and reliability of NVIDIA's next generation products by... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team...  ..., Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime improvement of the physical design flow... 
    Senior
    Performance
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    12 hours ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting...  ...of billions of transistors—pushing the boundaries of performance and sustainability. If you're passionate about automation... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    12 hours ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world...  ...in Artificial Intelligence, Autonomous Driving, High-Performance Computing and Visualization. We have some of the most forward... 
    Senior
    Performance
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...clocking. The team collaborates with the front design team to understand the clocking...  ...design/physical constraints.Improve Power, Performance, and Area (PPA) of innovative NVIDIA chips... 
    Senior
    Performance
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Performance Co-Design Engineer, TPU. Be the first to apply!