Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA)
ACL Digital
We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture.
Requirement
- Advanced Chip Ownershi p: Proven track record of owning full-chip top-level integration, floorplanning, and hierarchical design
- Dual-Tool Fluenc y: Expert-level mastery of both Cadence Innovus and Synopsys Fusion Compile r
- Sign-off Expertis e: Strong background in top-level SDC authoring, timing budgets, and EM/IR sign-off workflows
- Ecosystem Managemen t: Exceptional collaboration skills to bridge technical gaps between internal block owners and external ASIC/IP vendors
Vacancy posted 1 hour ago
Similar jobs that could be interesting for youBased on the Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA) in San Jose, CA vacancy
- ...We are looking for a Senior/Staff STA Engineer to lead full-chip timing signoff activities for cutting... ...close collaboration with RTL, Physical Design, Clocking, to achieve timing closure... .... Debug complex timing issues at top-level integration. Improve signoff methodologies...SuggestedFull time
7Rays Semiconductors
San Jose, CA1 hour ago $120k - $192k
...Broadcom Inc. is seeking an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division in San Jose. This role involves working with advanced technologies to drive the next generation of Artificial Intelligence and PCIe Switch Products. As an...SeniorRemote workBroadcom Corporation
San Jose, CA4 days ago$181.1k - $318.4k
...Technologies group, you’ll help design and manufacture our... ...a mix of strategic engineering along with hands‑on,... ...on experience in physical design and large chip... ...Description As a GPU Top Level Physical Design... ...more of the following: Floorplanning, Clock and Power distribution...SuggestedRelocation$140k - $170k
...0,000 Credo is engineering the future of high... ...a systems-level approach to connectivity... ...Cables(AECs) all designed for maximum... ...the Role As a Senior Physical Design Engineer,... ...Lead and drive top-level, IP, and block... ...automation, chip floorplanning, power/clock distribution...SeniorLocal areaCredo Semiconductor, Inc.
San Jose, CA10 days ago$120k - $220k
...fundamentally change the design, economics,... ...highly experienced Senior Physical Design Engineer to join our ASIC implementation... ...implementation from floorplanning through GDSII sign-... ...with the STA team to analyze and... ...and analog IP into top-level designs • Analyze...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA13 days ago$174k - $352.5k
## Principal Physical Design EngineerApplylocations: Sunnyvale, California... ...(P&R) Development Engineer** to drive... ...full‐chip and block‐level P&R execution.* Provide... ...hands‐on support for floorplan definition, clock topology... ...discrepancies across STA, LVS, DRC, and extraction...PrincipalWork experience placementWork at officeHewlett Packard Enterprise Development LP
Sunnyvale, CA18 hours ago$168k - $264.5k
...looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to... ...projects along with chip floorplan, power and clock distribution... ...design approach, top-down design, budgeting, timing... ...00 USD - 264,500 USD for Level 4, and 196,000 USD - 310,...Senior$200k - $220k
...Staff / Senior Staff Physical Design Engineer Bolt Graphics is a semiconductor startup based... ...full-chip or block-level physical implementation from... ...flow: synthesis support, floorplanning, placement, CTS, routing,... ...PVT corners using advanced STA methodologies (OCV/POCV) Perform...SeniorBolt Graphics, Inc.
Sunnyvale, CA4 days ago- ...Job Title: Senior Physical Design Engineer (MULTIPLE OPENINGS) Salary Range : $216,091-218,000/ Year / 40HRS/WK... ...implementation activities at full-chip, block-level, and partition-level, including floorplanning, placement, clock tree synthesis (CTS), routing...Senior
Neetha Consulting LLC
Cupertino, CA5 days ago $170k - $230k
...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX... ...steps (e.g. synthesis, floorplanning, power/ground grid generation... ...in static timing analysis (STA), noise, logic equivalency,... ...0.00 per year. Your actual level and base salary will be determined...SeniorPermanent employmentTemporary workWorldwideWeekend workSPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA4 days ago$147.4k - $272.1k
Overview CPU Physical Design Engineer at Apple in Santa Clara, CA. This role focuses on CPU block‑level physical design and contributes to... ...with cross‑functional top‑level teams on CPU floorplan, timing, power, reliability... ...logic synthesis, PnR, STA, and power analysis...Relocation package$200k - $351k
...often (in days) to receive an alert: Senior Principal, Design Engineering, Power Design Location: San Jose, CA,... ...tech companies. We work with 9 of the top 10 global internet service providers,... ...power network design from rack level power distribution down to the board...PrincipalSeniorLocal areaCelestica
San Jose, CA5 days ago- ...Advanced Micro Devices is looking for a Principal CAD PCB Physical Design Engineer in Santa Clara, California. This senior-level role involves PCB physical design for high-speed and high-power products. The candidate should excel in cross-functional collaboration and...Senior
Advanced Micro Devices , Inc.
Santa Clara, CA5 days ago $200k - $220k
...A semiconductor startup in California is seeking a Staff/Senior Staff Physical Design Engineer to lead physical design implementations. The role requires... .... Candidates should have strong expertise in STA and familiarity with industry-standard tools like Synopsys...SeniorBolt Graphics
Sunnyvale, CA4 days ago- ...A tech-focused company in San Jose is seeking exceptional Physical Design engineers to own block-level implementation and verification. Responsibilities include driving timing closure and PPA optimization, collaborating with RTL Designers, and supervising design flow...Senior
ETCHED LLC
San Jose, CA4 days ago $2,000 per month
...hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining... ...for exceptional Physical Design engineers to join our... ...you will own block-level implementation and verification... ...formal verification, floorplanning, placement, CTS,...Work at officeRelocation packageEtched
San Jose, CA4 days ago- ...Responsibilities Responsible for all aspects of physical design and implementation of GPU and other ASICs targeted at the desktop, laptop... ...establish physical design methodologies, flow automation, chip floorplan, power/clock distribution, chip assembly and P&R, and timing...Senior
NVIDIA Gruppe
Santa Clara, CA4 days ago $188k - $325k
## Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted... ...- from early high-level architectural exploration, through... ...Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area...PrincipalSeniorWork experience placementLocal area$116k - $189.75k
...You'll Be Doing: Drive Physical Design and timing analysis... ...DPUs and SoCs at block level, cluster level, and/... ...or Computer Engineering (or equivalent experience... ...Static Timing Analysis (STA). Hands‑on experience... ...optimization e.g., synthesis, floorplanning, placement, CTS,...NVIDIA Gruppe
Santa Clara, CA5 days ago- ...Itlearn360 is seeking a CPU Physical Design Engineer to focus on block-level physical design in Santa Clara, CA. You'll drive design convergence goals and collaborate with various teams on key design elements. The ideal candidate has a Bachelor's degree with a minimum...
Itlearn360
Santa Clara, CA4 days ago $122.44k - $232.19k
**Welcome!**.Physical Design Engineer - Neuromorphic Computing page is loaded## Physical... ...computing, from transistor-level innovation to software... ...constraints to set up partition floorplans with macro/pin placements... ...plus factor in identifying top candidates. Experience listed...InternshipLocal areaImmediate startShift workIntel
San Jose, CA4 days ago$120k - $192k
...Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Products. More specifically...Local areaRemote workBroadcom Corporation
San Jose, CA5 days ago$100k
...contributors of all seniorities. Tenstorrent is looking for seasoned Physical Design Flow Engineers to develop implementation... ...various experience levels for this role.... ...methodologies covering floorplanning, synthesis, place‑... ...EMIR, RC extraction, STA, and DFT into a unified...Permanent employment- ...beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you... ...generation networking and server products. This is a senior-level, hands‑on technical leadership role, ideal for...Principal
$132k - $207k
...looking for a Mask layout Design Engineer role? We are seeking a hands-on Senior SRAM Layout Engineer to lead the physical layout creation for SRAM... ...layouts from initial floorplanning through DRC/LVS-clean tapeout... ...teams to resolve top-level DRC/LVS, pin access, boundary...SeniorFull time- ...SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network....Senior
SPACE EXPLORATION TECHNOLOGIES CORP
Sunnyvale, CA4 days ago $120k - $192k
...Itlearn360 is seeking a Senior ASIC Physical Design Engineer to contribute to SerDes connectivity ASICs at their data center products. Candidates should have an MS in Electrical or Computer Engineering and over 6 years of physical design experience. This role requires...SeniorItlearn360
San Jose, CA4 days ago- ...Broadcom Inc. is looking for a Physical Design Engineer to join the ASIC Products Division in San Jose, CA. This role involves working with cutting-edge technology to drive next-gen AI designs while executing Physical Design and Verification processes. The ideal candidate...Senior
Broadcom Corporation
San Jose, CA4 days ago - ...A leading semiconductor company in San Jose is seeking a Senior Physical Design Engineer responsible for the physical design implementation, performance optimization, and design verification. You will work on advanced process nodes and utilize scripting for CAD development...SeniorWork at office
TSMC - Taiwan Semiconductor Manufacturing Company Limited
San Jose, CA4 days ago - ...Title: Physical Design Engineer Location: San Jose CA 1 Remote 1- On-site 1-Hybrid Experience -5-10 years, Remote Experience -... ...Experience with custom or regular clock tree synthesis (block or top level) and techniques to reduce clock power. Experience with...Remote work
INA Solution
San Jose, CA1 hour ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Principal Physical Design Engineer (Top-Level Floorplanning & STA). Be the first to apply!
Related searches
- principal cloud engineer San Jose, CA
- data center chief engineer San Jose, CA
- hotel chief engineer San Jose, CA
- principal developer San Jose, CA
- senior civil engineer project manager San Jose, CA
- director of product engineering San Jose, CA
- general engineer San Jose, CA
- senior principal engineer San Jose, CA
- chief engineer San Jose, CA
- principal infrastructure engineer San Jose, CA