Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Staff Analog Circuit Design Engineer - SerDes

$164.47k - $361.48k

Intel Corporation

Senior Staff Analog Circuit Design Engineer We are seeking a highly motivated and skilled Senior Staff Analog Circuit Design Engineer to contribute to the design, implementation, and validation of advanced analog and mixed‑signal circuits for high‑speed (112G and 224G) SerDes applications. In this role, you will participate in the definition, design, and verification of high‑performance analog blocks and subsystems, collaborating closely with system architects, digital designers, and layout engineers. The ideal candidate is self‑driven, detail‑oriented, and passionate about analog design in high‑speed communication systems. Key Responsibilities Design and implement advanced analog and mixed‑signal circuits for 112G and 224G SerDes applications. Participate in the definition, design, and verification of high‑performance analog blocks and subsystems. Engage in technical discussions and contribute to design reviews. Conduct post‑silicon validation and performance optimization. Provide guidance to layout engineers and mentor junior analog designers. Collaborate across disciplines with system architects, digital designers, and layout teams. Develop innovative designs as part of a highly experienced SerDes team focused on next‑generation high‑speed interconnect solutions. Core Competencies Good communication and documentation skills, with a collaborative and proactive work style. Strong analytical thinking, hands‑on debugging skills, and an eagerness to learn and share expertise within the team. Demonstrated ability to work effectively in cross‑functional teams and contribute to technical reviews. Excellent communication skills. Minimum Qualifications Bachelor’s degree in Electrical Engineering, Electronics Engineering, or in a STEM related field. 2+ years of experience in analog/mixed‑signal circuit design for high‑speed SerDes or similar applications. Experience in one or more of the following domains: PLL, CDR, CTLE, DFE, ADC, LDO, Ref Gen, or Transmitter (TX) design. Experience with core analog design principles, including noise, linearity, matching, and stability. Experience with advanced FinFET CMOS process technologies. Experience with analog design and simulation tools such as Cadence Virtuoso/ADE, HSPICE, or equivalent. Preferred Qualifications Ph.D. in Electrical Engineering, Electronics Engineering, or in a STEM related field. Experience with transmitter and receiver design, CDR loops, and equalization techniques. Experience with next‑generation high‑speed standards such as PCIe 6.0, 800G Ethernet, or JESD. Experience with high‑speed communication standards such as PCIe (Gen4/Gen5) and Ethernet (100G/400G). Experience with Verilog‑A modeling, MATLAB simulations, and automation scripting (e.g., Python, Tcl). Experience with signal integrity concepts, channel modeling, and system‑level link analysis. Job Information Job Type: Experienced Hire. Shift: Shift 1 (United States). Primary Location: Santa Clara, California, United States. Additional Locations: Folsom, California; Hillsboro, Oregon. Work Model This role will be eligible for our hybrid work model, which allows employees to split their time between working on‑site at their assigned Intel site and off‑site. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry, consisting of competitive pay, stock bonuses, and benefit programs including health, retirement, and vacation. Annual Salary Range: $164,470.00 – $361,480.00 USD (reflecting minimum and maximum target compensation for the position across all US locations). #J-18808-Ljbffr Intel Corporation

Vacancy posted 10 hours ago
Similar jobs that could be interesting for youBased on the Senior Staff Analog Circuit Design Engineer - SerDes in Santa Clara, CA vacancy
  • $220.92k - $311.89k

    Job Overview We are seeking a highly experienced and motivated Principal Analog Design Engineer to lead the design and validation of cutting‑edge analog circuits for high‑speed (112G and 224G) SerDes applications. This role involves providing technical direction and... 
    Suggested

    Intel Corporation

    Santa Clara, CA
    2 days ago
  • $214.73k - $303.14k

    # **Welcome!**## .Lead Analog SerDes Architect/Design Engineer page is loaded## Lead Analog SerDes Architect/Design Engineerlocations: US, California,...  ...center connectivity. In this role, you will:* Defining circuit architecture and enabling designs meeting power, and performance... 
    Suggested
    Local area
    Shift work

    Intel Corporation

    Santa Clara, CA
    3 days ago
  • $141.91k - $269.1k

     ...system and device level, possessing expertise in the design and simulation of silicon photonic integrated circuit components and systems. Designs and optimizes...  ...Minimum Qualifications MS degree in Electrical Engineering, Physics, or a similar discipline with 5+ years of... 
    Senior
    Local area
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136.5k - $253.5k

     ...on the world of technology. The Principal Analog IC Designer is responsible for the design and development of analog/mixed signal IC circuit blocks from initial concept/specification...  ...minimum of 7 years of experience in CMOS SerDes or high-speed I/O IC design and... 
    Suggested
    Full time
    Second job

    Cadence Design Systems

    San Jose, CA
    2 days ago
  • $130.6k - $170k

     ...technology firm in California is seeking an experienced engineer specialized in the design, optimization, and implementation of ADC circuits for CMOS image sensors. The role requires a strong background in analog circuits with over 6 years of relevant experience, a Master... 
    Senior

    OMNIVISION

    Santa Clara, CA
    10 hours ago
  • $186.47k - $220k

    A leading technology firm in California is looking for a skilled engineer to design and optimize analog and mixed signal circuits for CMOS image sensors. The ideal candidate will have a Master’s degree in Electrical Engineering and at least three years of experience in... 
    Senior

    OMNIVISION

    Santa Clara, CA
    1 day ago
  • $186.47k - $220k

    Responsibilities Work on detailed transistor level design of analog and mixed signal circuits for CMOS image sensors. Oversee the floor plan and layout...  ...with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated... 
    Senior

    OMNIVISION

    Santa Clara, CA
    3 days ago
  • $159k - $239k

     ...Category Engineering Hire Type Employee Job ID 16906 Base Salary...  ...industry-leading silicon design, IP, simulation and analysis...  ...have spent years designing analog circuits that perform reliably in production...  ...design including SerDes or D2D interfaces Strong... 
    Senior
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    1 day ago
  • A leading semiconductor company seeks a Lead Analog SerDes Architect/Design Engineer to shape the future of data center connectivity in Santa Clara, CA...  ...BiCMOS technologies. Responsibilities include defining circuit architectures, guiding junior designers, and... 
    Senior

    Intel Corporation

    Santa Clara, CA
    3 days ago
  • $164.47k - $361.48k

    Intel Corporation is seeking a highly skilled Senior Staff Analog Circuit Design Engineer in Santa Clara, California. This position requires extensive experience...  ...analog and mixed-signal circuits for high-speed SerDes applications. The ideal candidate should have a... 
    Senior

    Intel Corporation

    Santa Clara, CA
    10 hours ago
  • $164.47k - $269.1k

     ...The Group: Intel's Advanced Design Foundational IP...  ...advanced logic, memory, and analog/mixed-signal circuits to enable best-in-class Foundational...  ...Designs (DDR, UCIe, PCIe, SerDes, GPIO), RF and Wireless Circuits...  ...with process and IP engineers to anticipate AMS IP requirements... 
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    4 days ago
  • $130k - $160k

    A technology company specializing in semiconductor design seeks an experienced analog layout engineer in Sunnyvale, California. You will work closely with IC designers on custom RF and analog circuit layout for advanced node technologies. The role requires strong skills... 
    Senior

    Encore Semi, Inc.

    Sunnyvale, CA
    1 day ago
  • $240k - $334k

    Google is seeking an Analog Design Engineer in Sunnyvale, California to shape the future of AI/ML hardware with advanced TPU technologies. You will define technical specifications and influence strategy to ensure innovative silicon solutions for deep learning applications... 
    Senior

    Google

    Sunnyvale, CA
    3 days ago
  • $130.6k - $170k

    This role focuses on the design, optimization, and physical implementation of column-level ADC circuits used in CMOS image sensors. The engineer will work closely with cross-functional teams...  ...Must have experience/knowledge in analog circuits and semiconductor. Experience... 
    Senior

    OMNIVISION

    Santa Clara, CA
    10 hours ago
  • $183k - $247.6k

     ...around the world, and we've designed the system with the capacity,...  ...constraints. The FPGA design engineer will work with systems teams...  ...with high speed networking, SerDes, 50G/100G Ethernet or Interlaken...  ...employees, supervisors, and staff; adhere to standards of excellence... 
    Senior
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    3 days ago
  • $156.85k - $160k

    Sr. Analog Design Engineer Conduct design and development of image sensor technologies in advanced sub‑micron node, including finfet, work on transistor level design of analog and mixed‑signal circuits for CMOS Image Sensor such as asic_pixel array, column‑bias generation... 
    Senior

    OMNIVISION

    Santa Clara, CA
    2 days ago
  •  ...FPGA Architect / Senior FPGA Engineer (Altera & Xilinx) We are looking for a seasoned FPGA expert...  ...FPGAs, capable of owning complex designs from IP integration through timing closure...  ...PCIe, Ethernet (10G–400G), DDR/HBM, SERDES, AXI, DMA, JESD, etc. Drive timing closure... 
    Senior

    InterSources

    Sunnyvale, CA
    1 day ago
  • We are now looking for a Senior Research Scientist for Circuits! Advanced circuit design is critically important in the post‑Moore...  ...experience in Electrical Engineering, Computer Science/Engineering,...  ...circuit design (PLLs and clocking, SerDes and high‑speed signaling,... 
    Senior
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • Sr. FPGA Engineer Experience level: 5+ years Job location: Sunnyvale...  ...Looking for an FPGA design engineer that can implement control...  ...skills for both simulation and in‑circuit. Requirements Excellent...  ...application, and the entire analog, digital signal processing, and... 
    Senior

    a&w engineering works

    Sunnyvale, CA
    1 day ago
  • $155k - $250k

    MixMode is seeking a Senior Analog Design Engineer to contribute to analog-mixed signal integrated circuit design, including state-of-the-art AI engine development and circuit layout optimization. The ideal candidate has over 14 years of experience in high-speed circuit... 
    Senior

    MixMode

    Santa Clara, CA
    2 days ago
  • We are now looking for a Senior Validation Engineer in the DGX Server Product Engineering...  ...development, automation, design for validation requirements...  ...multimeters. High‑speed SERDES validation experience (50Gb...  .... Proven knowledge in circuit and waveform analysis. Salary... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $220.92k - $311.89k

    Intel Corporation is seeking a highly experienced Principal Analog Design Engineer to lead the design and validation of cutting-edge analog circuits for high-speed SerDes applications. This role entails providing technical direction and mentorship to junior engineers while... 

    Intel Corporation

    Santa Clara, CA
    1 day ago
  • $155k - $250k

     ...Employment Type Full time Location Type Hybrid Department R&D - HW Analog Circuits Compensation IC4 $155K - $250K • Offers Equity • Offers Bonus The role: Analog Design Engineer, Senior Staff What You Will Do: Analog‑mixed signal integrated circuit design using... 
    Senior
    Full time

    MixMode

    Santa Clara, CA
    2 days ago
  •  ...working onsite at our Santa Clara, Ca headquarters 3-5 days per week. The role: Analog Design Engineer, Senior / Staff /Sr. Staff What You Will Do: Analog-mixed signal integrated circuit design using (but not limited to) common circuit design tools from Cadence and Synopsys... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    2 days ago
  •  ...cars to learning machines. We lead in chip design, verification, and IP integration,...  .... You Are: You are a seasoned hardware engineering professional with a passion for advanced...  ...analysis. Expert knowledge of advanced circuit and transmission line theory. Hands‑on... 
    Senior
    Remote work

    Synopsys, Inc.

    Sunnyvale, CA
    1 day ago
  • $164.8k - $226.6k

     ...accommodation or an alternative application process. Principal Analog Mixed-Signal Design Engineer Full-time Regular Professional Santa Clara, CA, US 30+...  .... Develop analog and mixed-signal architectures and circuits in CMOS or BiCMOS processes Analyze technology,... 
    Full time

    Sitime-Corporation

    Santa Clara, CA
    3 days ago
  • SerDes analog designer focusing 100Gbps+ wireline technologies (TX and RX path). The successful candidate in this role will develop cutting‑edge circuits and architectures for ultra‑high speed wireline communication systems, and will drive the development of high performance... 
    Senior

    Omni Design

    Milpitas, CA
    4 days ago
  • NVIDIA Gruppe in Santa Clara is looking for a motivated Senior Timing Engineer (Circuits) to join its Circuit Solutions Group. The candidate will work...  ...on timing analysis and signoff for innovative processor designs. Ideal candidates should have over 6 years of experience... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  •  ...Role: Hardware Board Design Engineer - Urgent Location: Sunnyvale, CA – Onsite Key Job...  ..., HDMI, DisplayPort, MIPI CSI/DSI, and SerDes channel s.Desig n power management...  ...integration (AC‑DC, DC‑DC), battery charging circuits (Li‑Ion), power sequencing, and thermal... 
    Senior

    INTELLECTT INC

    Sunnyvale, CA
    4 days ago
  • A leading technology company is seeking a Signal Integrity Engineer in Santa Clara, CA to analyze and validate the complex interconnects...  ...-speed system interconnects. Responsibilities include modeling SerDes channels, performing signal integrity analysis, and supporting... 
    Senior

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Staff Analog Circuit Design Engineer - SerDes. Be the first to apply!