Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Staff Engineer, VLSI Design Engineering(Logic Design)

$72k - $108k

Vaia GmbH

Job Description Job Description Company Description Sandiskunderstands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we’re living in and that we have the power to shape. Sandiskmeets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibilityforward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globallyforinnovation, performance and quality. Sandiskhas two facilities recognized by the World EconomicForum as part of the Global Lighthouse Networkforadvanced 4IR innovations. These facilities were also recognized as Sustainability Lighthousesforbreakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world movingforward. Job Description The Memory Technology Group is at the core of the Legacy SanDisk Engineering Organization which Western Digital owns. We are building a cutting edge 3D memory in our multi-billion dollars Fab. Our memory provides performance, power, and endurance at a lower cost without forgoing quality. The Memory Technology organization is a strategic entity for the companyand we are constantly growing. Our group functions as a start-up within Western Digital, and offers a creative, fast paced, entrepreneurial work environment where you’ll be at the center ofinnovation. We are looking for an experienced Staff Engineer to lead and deliver projects for our Memory Design team. This is a great opportunity for a results-oriented, entrepreneurial individual who knows how to work with non-volatile memory world-class engineers andhas a great track record for delivering innovative results. You will need to think creatively about the memory as we do take pride in our craftsmanship. We do work together with all engineering teams to identify and execute on the most disciplined way. Your success will be measured by your ability to build great designs that deliver innovation that unlock revenue opportunities for the company. Join the Memory Technology Design Team and become a leader of this highly motivated, cooperative, and focused team! In this position, the individual will be responsible for all aspects of digital design in NAND Flash memory, focusing on micro architecture, RTL design, verification, logic synthesis, and timing analysis to deliver a design meeting target power, performance and area goals.

ESSENTIAL DUTIES AND RESPONSIBILITIES:

RTL design and verification in Verilog, RTL linting, clock domain crossing (CDC) analysis, design integration, synthesis, DFT, timing analysis and closure Balance design trade-offs with modularity, scalability, power, area, and performance. Interface with internal and external teams/customers to drive necessary technical specifications and features based on individual requirements Participating in Post-Si evaluation and debug Drive cross function support for productization Technical guidance and mentoring of junior engineers Qualifications

REQUIRED:

MSEE plus 5 years of relevant experience Experience with chip level integration, chip lead, and full product life cycle (requirements, design, implementation, test) of Logic design Working knowledge of the entire Logic design flow from RTL to GDSII (RTL coding, simulation, synthesis, static timing analysis, logic equivalence, DFT insertion, place-and-route, clock tree synthesis, extraction, static timing analysis, physical verification) Working knowledge of NAND flash memory cell device operations, algorithms for program/read/erase Excellent communication (written and verbal) and interpersonal skills

PREFERRED:

Experience developing digital circuit designs for low power operating conditions Working knowledge of device physics and process Working knowledge of NAND Flash memory design including Analog, Core, Datapath and IO circuits Proficiency with following Digital design tools Synthesis - Synopsys Design Compiler, Cadence Genus or Cadence RTL Compiler Static Timing - Synopsys Primetime or Cadence Tempus Place and Route - Synopsys ICC or Cadence Encounter or Innovus Familiarity with revision control tool and EDA standard formats used in cell/library development and modeling - Liberty (timing model), SDC (Synopsys Design Constraints) Programming experience in C, C++, Python or Perl The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment. Self-motivated and self-directed, however, must have demonstrated ability to work well with people.A proven desire to work as a team member, both on the same team and outside of the team. Ability to troubleshoot and analyze complex problems. Ability to multi-task and meet deadlines. Excellent communication (written and verbal) and interpersonal skills. Additional Information Sandisk is committed to providing equal opportunities to all applicants and employees and will not discriminate against any applicant or employee based on their race, color, ancestry, religion (including religious dress and grooming standards), sex (including pregnancy, childbirth or related medical conditions, breastfeeding or related medical conditions), gender (including a person’s gender identity, gender expression, and gender-related appearance and behavior, whether or not stereotypically associated with the person’s assigned sex at birth), age, national origin, sexual orientation, medical condition, marital status (including domestic partnership status), physical disability, mental disability, medical condition, genetic information, protected medical and family care leave, Civil Air Patrol status, military and veteran status, or other legally protected characteristics. We also prohibit harassment of any individual on any of the characteristics listed above. Our non-discrimination policy applies to all aspects of employment. We comply with the laws and regulations set forth in the "Know Your Rights: Workplace Discrimination is Illegal" poster. Our pay transparency policy is available here. Sandisk thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution. Sandisk is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at View email address on click.appcast.io to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.

#LI-KH1

Salary: USD 72000 - 108000 per year Experience: 5 years required #J-18808-Ljbffr Vaia GmbH

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Staff Engineer, VLSI Design Engineering(Logic Design) in Milpitas, CA vacancy
  •  ...in Milpitas, California, is seeking an experienced Staff Engineer to lead projects in the Memory Design team. This role involves RTL design and verification...  ...5 years of relevant experience, particularly in the logic design flow. The position offers a collaborative and... 
    Suggested

    Vaia GmbH

    Milpitas, CA
    3 days ago
  • ## ASIC/VLSI Design EngineerAustin, Texas · Full-time#### About The PositionWe are looking for talented and experienced VLSI Design Engineers/Micro-architects.As an VLSI Digital Design Engineer/Micro...  ...use waveforms, assertions, and logic analyzers.**Optimize for Area, Power... 
    Suggested
    Full time

    Retym Israel Ltd

    Cupertino, CA
    2 days ago
  • $69k - $202k

     ...foundry providing a unique combination of design, development, and fabrication services to...  ...to become a world-class CPU IP Design Engineer. Responsible for developing and owning RTL...  ...and waveform debugging tools.Knowledge of logic design principles along with timing and power... 
    Suggested
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    3 days ago
  • $116k - $246k

     ...and advance faster than ever.Job Description:As a Mixed-Signal Design Engineer in Micron’s Pathfinding Design Team, you will play a key role...  ...to defining, developing, and analyzing high-speed logics to operate the memory. These paths span from the memory array... 
    Suggested
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    3 days ago
  •  ...That’s where we come in. We combine deep engineering expertise with global-scale...  ...DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high...  ...mitigation techniquesFunctional knowledge of logic digital circuits and understanding of... 
    Suggested
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    4 days ago
  • $135.9k - $201.13k

     ...thrive, learn, and lead. Your Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE - Connectivity Business...  ...advanced process nodes.Lead integration of digital logic into larger subsystems and top‑level assemblies, ensuring... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $192k - $278k

    Lead the design and implementation of high-speed blocks. Solve complex implementation issues...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical...  ...Processing (DSP) or high-speed digital logic.Experience in Verilog/SystemVerilog or... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $300k - $400k

    Staff ASIC Engineer (Physical Design OR STA)Total package up to $400k (Base up to $200k + bonus + stock)Total first year realistic income $350-400kLocations...  ...EDA tools and flowsExposure to broader ASIC flows (logic simulation, test, packaging)Scripting experience (TCL,... 

    CyberCoders

    San Jose, CA
    2 days ago
  •  ...clear path to make it real. Come join us. Job Summary:The digital design engineer will join PsiQuantum's Electronic Sub-Systems team in the...  ...documentation, implementation, and validation for FPGAs.Responsibilities:Logic design, debugging, and verification using Verilog/... 
    Full time
    Remote work
    Shift work

    PsiQuantum

    Palo Alto, CA
    4 days ago
  •  ...collaboration and AI-powered workflow software designed specifically for military staffs. By transforming this work,...  ...most. About the Role As a Design Engineer at Onebrief, you are the bridge...  ...translate user intent into interaction logic and work hands-on in code and... 
    Remote work

    GrabJobs

    Fremont, CA
    8 hours ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer! As part of the DGX FPGA Logic Team, you will take charge of a section of FPGA/CPLD development, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure. Supporting verification... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly growing UCIE PHY IP for Intel's flagship datacenter/server designs.Responsibilities will include but not limited to:- Develops the logic design,... 
    Full time
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $121.9k - $195k

     ...2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:We are seeking a Senior Digital VLSI Design Engineer with deep expertise in Synthesis, DFT, Clock Domain Crossing (CDC) and Reset Domain Crossing (RDC) sign-off for high speed complex... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    5 days ago
  •  ...discrete graphics, Data Center GPUs and Game Console APUs using a flexible controller design as the base for all our IP. We are looking for an experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa Clara Design Center. You will be working... 
    Flexible hours

    AMD

    Santa Clara, CA
    4 days ago
  • $141.91k - $269.1k

    Job Details:Job Description: As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high-speed and mixed signal IP designs at Intel. Your contributions will directly impact the development of cutting-edge technologies that enable... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...shape the future of AI and beyond. Together, we advance your career. THE ROLE: We are looking for an adaptive, self-motivative logic design engineer to join our growing mixed-signal high-speed IO team. As a key contributor, you will be part of a leading team that drives... 

    AMD

    Santa Clara, CA
    4 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: The Role and ImpactAs a SoC Logic Design Engineer, you will play a pivotal role in advancing Intel's next-generation System on Chip (SoC) designs. In this role, you will focus on developing high-quality logic designs, coding at the register... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior Logic Design Engineer!As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $150.98k - $218.62k

     ...The OpportunityADI is seeking a talented and experienced Staff Design Verification Engineer to help develop next-generation eFPGA technology and the...  ...and support end-to-end verification flows for eFPGA soft logic within SoCs, including RTL simulation, synthesis validation... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    5 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...seeking a highly motivated and experienced Staff Design Engineer to join our AECG Fabric team. In this...  ...integral part of AMD's Programmable Logic Group, our global Clock/PLL team is responsible... 

    AMD

    San Jose, CA
    5 days ago
  • Intel is looking for an experienced SoC Logic Design Engineer based in Santa Clara, California. You will develop high-quality logic designs for innovative System-on-Chip solutions, collaborating with architects and integrating Intellectual Property blocks into SoC designs... 

    Intel

    Santa Clara, CA
    2 days ago
  • Intel Corporation's HIPD team seeks a senior Logic design engineer to advance the UCIE PHY IP for datacenter/server designs. You will craft RTL, simulate, and contribute to architecture definitions for the IP block. Responsibilities include RTL quality checks, timing and... 

    Intel Corporation

    Santa Clara, CA
    2 days ago
  • $159.2k - $301.6k

    The opportunityAdobe Design is looking for a Staff Design Engineer to join our Insights design team. This role is built for someone who is equally at home prototyping new product experiences leveraging agentic tech, architecting the tooling that makes a design organization... 
    Full time
    Temporary work
    Local area
    Immediate start
    Remote work
    Worldwide

    Adobe Systems

    San Jose, CA
    5 days ago
  • $172k - $225k

     ...mission to advance the benefits of sustainable air mobility. We are designing, manufacturing, and operating an all-electric aircraft that...  ...Need:Education & ExperienceBachelor's Degree in Mechanical Engineering, Aerospace Engineering, or related technical fieldMinimum of 5... 
    Local area

    Archer Aviation

    San Jose, CA
    5 days ago
  • $188k - $275k

    Apply design, engineering, and technical expertise to influence cross-functionally and deliver reliable mass production components, and solve...  ....Experience shipping multiple consumer products in a lead or staff engineer role.Experience collaborating with suppliers around... 
    Work experience placement
    Worldwide
    Flexible hours

    Google

    Sunnyvale, CA
    5 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own the complete... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $134.39k - $201.3k

     ...above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactAs a Digital IC Design Senior Staff Engineer with Marvell, you will be in a group of about seven people making IPs for customer computing, signal processing and control... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $145k - $246k

     ...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Staff Design Engineer at Micron, you will play a pivotal role in highly technical teams! You will be responsible for crafting and analyzing... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • AMD in Santa Clara is looking for an experienced Logic Design Engineer to work on Graphics Memory Controller IP for high-performance GPUs. Candidates should possess over five years of experience in digital design, particularly in high-speed memory interfaces like HBM and... 

    AMD

    Santa Clara, CA
    2 days ago
  • $152.1k - $190.1k

     ...mission to advance the benefits of sustainable air mobility. We are designing, manufacturing, and operating an all-electric aircraft that...  ...teams across the company, we are hiring an Equipment Engineer. In this role, you’ll tackle ground-up equipment design under... 
    Local area

    Archer Aviation

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Staff Engineer, VLSI Design Engineering(Logic Design). Be the first to apply!