ASIC Methodology Engineer
$153.2k - $229.8kQualcomm
Company Qualcomm Technologies, Inc. Job Area Engineering Group, Engineering Group > ASICS Engineering General Summary The DTECH team is part of the Global SOC organization and is responsible for STA methodology and signoff, foundry technology enablement and analysis, design automation and internal and external EDA tools, design analysis and optimization tools and platforms, low power architecture, methodology, and IP, and foundation IP development. About The Role As a member of the DTECH Methodology team, you will work closely with core and SOC teams to enable a state‑of‑the‑art design analytics platform. Your work will have a consequential impact on the power, performance, area, and quality of Qualcomm’s products. Required For This Role M.S/Ph.D. degree in Electrical Engineering or Computer Science with 1‑2 years of relevant experience with ASIC/VLSI design tools and flows Strong programming skills in Python Hands‑on experience with static timing analysis (STA) tools, e.g., PrimeTime and Tempus Problem‑solving and analytical mindset Preferred Qualifications Critical thinking with good software architecture understanding to develop platforms at scale Familiarity with GenAI models (e.g., LLMs such as GPT, Liama, etc.) and their application in real‑world solutions, such as chatbots, etc. Experience designing and developing agentic AI systems Experience with version control tools like Perforce or Git Experience with place & route tools and a good understanding of the ASIC RTL‑GDSII design flow Where you will be working This role requires the candidate to be onsite in San Diego or Santa Clara, CA. Minimum Qualifications Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. EEO Employer Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e‑mail disability‑View email address on click.appcast.io or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Pay Range And Other Compensation & Benefits $153,200.00 - $229,800.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. #J-18808-Ljbffr Qualcomm
- NVIDIA is seeking a Senior Design Verification Engineer in Santa Clara to drive efficiency and automation within High Speed... .... The ideal candidate needs extensive experience in ASIC design, verification methodologies, and programming skills across various languages. A...Suggested
- ...role As a senior member of Tensordyne's ASIC team, you will lead all phases of ASIC verification... ...plans. Establish reusable verification methodologies and frameworks - scale testbenches to... ...and technically guide verification engineers helping them through test planning and...SuggestedWork at officeRemote workFlexible hours
- .... in San Diego or Santa Clara, CA, seeks a member of the DTECH Methodology team to enable a state‑of‑the‑art design analytics platform and... ...applying STA tools such as PrimeTime and Tempus, and contribute to ASIC/VLSI flows to optimize design quality and reliability. #J-1880...Suggested
$117k - $166k
...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... ...Experience with Universal Verification Methodology (UVM) testbenches and methodologies.... ...‑Specific Integrated Circuit (ASIC) Design Verification Engineer, you will...SuggestedFull timeWorldwide$145k - $234.5k
Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer (Hardware) Direct message the job poster from Palo... ...performance, and reliability. You will define verification methodologies, architect test benches, write test plans, specify...SuggestedFull timeCasual workWork at office- ...verification libraries like UVM 10+ years of ASIC design verification experience... ...plus Collaborate with architects, hardware engineers, and firmware engineers to understand the... ...verified Understanding of Design for Test methodologies and DFT verification experience is a...
- ...adaptive, self-motivative Design Verification Engineer to join our growing team. As a key... ...verification libraries like UVM 10+years of ASIC design verification experience... ...verified Understanding of Design for Test methodologies and DFT verification experience is a plus...Contract workWork at office2 days per week3 days per week
$136k - $218.5k
NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for the world’s leading GPUs and SoCs... ...and verify using advanced verification tools, flows and methodologies. Build and reform world‑class verification...Work experience placementRemote work$138k - $198k
...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... ...industry standard tools, languages and methodologies relevant to the development of silicon-... ...within AI/ML-driven systems. As an ASIC Formal Verification Engineer, you will...Worldwide$136k - $218.5k
...outstanding Senior Design Verification Engineers with a specialty in tools and automation... ...supercomputers. The DV infrastructure and methodology team automates, analyzes, and optimizes... ...Exposure to computer architecture, ASIC design, and verification methodology is...- NVIDIA is seeking a Senior ASIC Verification Engineer to join the Coherent High Speed Interconnect team. In this critical role, you will verify... ...candidate will have a strong background in verification methodologies and work closely with engineers across various...
$138k - $198k
Google is seeking an ASIC Formal Verification Engineer in Sunnyvale, California, to drive advancements in TPU technology. In this role, you'll verify... ..., verifying digital design properties, and enhancing methodologies. Competitive salary range is $138,000 - $198,000...$108k - $195.5k
NVIDIA is seeking an ASIC Engineer to support the design and verification of the GPU memory subsystem in the world’s leading SoC's and GPU... ...architects, designers, verification engineers, as well as methodology and infrastructure engineers to accomplish your tasks What we...$116k - $189.75k
Overview NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoCs and... ...architecture and micro-architecture using advanced verification methodologies Define the verification scope, and contribute to the...$116k - $189.75k
NVIDIA is looking for an ASIC Verification Engineer in Santa Clara, California. The role involves verifying designs of leading SoCs and GPUs using advanced methodologies. Candidates should have a Bachelor's or Master's degree in Electrical Engineering or Computer Science...$136k - $218.5k
NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification... ...NVIDIA teams from software, to architecture, design, methodology, and more. The GPU is used in applications from consumer...Shift work$136k - $218.5k
We are now looking for a Senior ASIC Verification Engineer for our Coherent High Speed Interconnect team! For two decades, we have pioneered... ...for micro-architecture using sophisticated verification methodologies. As a member of our verification team, you'll understand...$100 - $105 per hour
Immediate need for a talented Design Engineer V - Power ASIC Engineer . This is a 06 Months Contract opportunity with long-term potential and... ...tools Experience in low power design, tools and methodologies including power intent UPF specifications Knowledge of power...Contract workLocal areaImmediate start- ...breakthrough technology takes more than great engineering—it takes a team of exceptional people... ...work on industry-standard verification methodologies like UVM, Portable Stimulus and Formal... ...teams throughout various stages of ASIC development. Qualifications ~8+ years...
- Google is seeking a Physical Low Power Validation Engineer in Sunnyvale, California, to shape the future of AI/ML hardware... .... Ideal candidates will have extensive experience in ASIC design and validation methodologies. You will lead technical engagements to ensure the...
$100k
A leading AI technology company is seeking a Static Timing Analysis (STA) Methodology Engineer to lead the development of advanced STA methodologies across various projects. This hybrid role requires extensive experience with STA tools like PrimeTime and strong scripting...- ...Individual contributor role responsible for testability solutions of ASICs, memory, and 2.5D SiPs for Juniper’s product development and... ...inside and outside the company. Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites. Engage...Contract workWork experience placementWork at office2 days per week
- ...developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package) that supports high test... ...teams inside and outside the company* Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites* Engage in...Contract workLocal area
$136k - $264.5k
Nvidia Corporation in Santa Clara seeks an Implementation Methodology Engineer to enhance front-end design implementation processes. Responsibilities include managing methodologies, collaborating with designers, and providing EDA tool support. The ideal candidate possesses...- NVIDIA seeks an ASIC Design Efficiency Engineer to innovate HW/RTL for next-generation GPUs and processors across mobile, embedded, and data center... ...architecture, with a focus on efficient, scalable design methodologies and cross-disciplinary teamwork. #J-18808-Ljbffr NVIDIA
- Tenstorrent Inc. is seeking a Static Timing Analysis (STA) Methodology Engineer in Santa Clara, CA. This hybrid role involves leading the development of STA methodologies across advanced-node designs, utilizing deep knowledge of timing tools and scripting skills. The ideal...
$100k
A tech company is seeking a STA methodology engineer skilled in timing across advanced-node designs. This hybrid position requires a proven background in Static Timing Analysis and expertise with tools like PrimeTime. Candidates should be proficient in scripting with Tcl...- NVIDIA is seeking an Implementation Methodology Engineer to join its VLSI team in Santa Clara, California. The role involves front-end design implementation methodologies and collaboration with designers to develop innovative solutions. The ideal candidate has a BS or...
- Qualcomm in Santa Clara is seeking a seasoned Hardware Engineer to create and optimize designs for cutting-edge ASIC products. The role involves collaboration across teams to enhance yield and quality while providing technical leadership in design evaluations. Candidates...
- We are looking for ASIC verification engineers to join our rapidly growing engineering team focused on breakthrough cloud and data center infrastructure... ...Qualifications BSEE, MSEE or above Proficiency in UVM methodology, Constrained Random, Coverage Driven Methodology, Verilog...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC Methodology Engineer. Be the first to apply!

