Senior Photonic IC Layout Engineer — AI-Driven Tape-out
$132k - $235.75kNVIDIA
Nvidia Corporation is hiring a Senior Photonic Layout Design Engineer located in Santa Clara, California. This role involves the design and verification of advanced photonic integrated circuits, requiring expertise in layout techniques and a deep understanding of semiconductor fabrication. The ideal candidate should have a comprehensive background in analog circuit layout and extensive experience in using Cadence Virtuoso and verification tools. Strong programming skills and a collaborative attitude are necessary for success in this position. This position offers a competitive salary range of $132,000 to $235,750 depending on experience, along with equity and benefits. #J-18808-Ljbffr Nvidia Corporation
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior Photonic IC Layout Engineer — AI-Driven Tape-out in Santa Clara, CA vacancy
- PsiQuantum is looking for a Photonic Netlist & Design Automation Engineer to scale layout-to-netlist flows for our silicon... .... Candidates should have a strong background in photonic IC design, scripting skills, and a passion for quantum computing. #J-18808-Ljbffr black.aiSenior
- MixMode is looking for a Senior Staff Design Verification Engineer to join our team in Santa Clara, CA. The successful... ...environments from architecture to tape-out, contributing to innovative in-... ...skills, and a passion for challenges in AI. We foster a hybrid work environment...Senior3 days per week
$132k - $207k
...outstanding opportunity? We are looking for a Senior Photonic Layout Design Engineer - someone who is excited to join a... ..., GPU deep learning ignited modern AI - the next era of computing. NVIDIA... ...SERDES products. Layout Execution & Tape-out Ownership: Lead complex, full-loop...Senior- ...D Talent Advisory is looking for a Field Applications Engineer in Santa Clara. This role involves leveraging AI-assisted design and workflow automation to solve complex engineering challenges in integrated photonics. The ideal candidate will have a MSc or PhD in a related...Senior
$220k - $290k
A leading optical switch startup in Santa Clara is seeking a Principal Silicon Photonics Layout Engineer to lead the design and tapeout of complex Photonic Integrated Circuits. Candidates should have 8-12 years of experience in layout design and be proficient in Python....Senior- C&D Talent Advisory is seeking a Field Applications Engineer in Palo Alto to leverage expertise in Integrated Photonics to solve engineering challenges via AI-assisted design. You will design workflows that enhance photonic development efficiency and collaborate with leading...Senior
$150k - $250k
C&D Talent Advisory is seeking a Field Applications Engineer in Mountain View, California, to specialize in integrated photonics and AI-assisted workflows. Your role involves collaborating with engineering teams, integrating solutions for photonic design, and addressing...SeniorRelocation package$141.91k - $269.1k
...integrated silicon photonic chip development... ...and chip design to layout, test, validation,... ...degree in Electrical Engineering, Physics, or a... ...to or leading PIC tape-outs. Familiarity with... ...services, HPC, and AI-accelerated systems... ...through workload driven leadership products...SeniorInternshipLocal areaImmediate startShift work$117.53k - $195.88k
Keysight Technologies SAles Spain SL. is seeking an Analog Layout Engineer to join their ASIC/MMIC Design Center. This position involves collaborating with designers to layout custom ICs for test and measurement products. The ideal candidate will possess a BS/MS in Electrical...Senior- NVIDIA Gruppe is looking for a skilled PCB Layout Engineer to engage in the design and development of advanced IC substrates. The ideal candidate will have 5+ years of relevant experience and a strong background in high-speed design using Cadence APD tools. This position...Senior
$190.61k - $269.1k
Intel Integrated Photonics Solutions (IPS) is... ...IPS is seeking a Senior Photonics Design Engineer specializing in active... ...including design, layout coordination, tape‑out, and validation.... ...and implement data‑driven design... ...‑speed electronic ICs including modulator...SeniorLocal areaShift work$156k - $229k
...s degree in Electrical Engineering, Computer Engineering,... ...development of silicon-based ICs and chips. Experience... ...to shape the future of AI/ML hardware... ...integration within AI/ML‑driven systems. In this role,... ...show progress towards tape‑out. Google is proud to be...SeniorFull timeWorldwide$130k - $145k
...advanced supercomputers or AI systems will never... ...is based on silicon photonics. By leveraging the... ...support the build‑out of our first utility... ...& Design Automation Engineer to own and scale the layout‑to‑netlist and multi... ...reliable photonic IC tape‑outs. Responsibilities...Shift work$141.91k - $269.1k
...drives overall integrated silicon photonic chip development plan at... ...definition and chip design, to layout, test, validation, data... ...Qualifications MS degree in Electrical Engineering, Physics, or a similar... ...contributing to or leading PIC tape‑outs. Familiarity with layout...SeniorLocal areaShift work- NVIDIA Gruppe in Santa Clara, California is looking for a Senior Physical Design Methodology Engineer to join their Networking Silicon team. In this role,... ..., you'll craft groundbreaking chips in a technology-driven environment. The base salary is between $168,000 and $...Senior
- Capgemini is seeking an experienced Analog / RF Layout Designer in Santa Clara, California, to... ...such as driving layouts from concept to tape-out, overseeing placement and routing, and... ...and a Bachelor’s degree in Electrical Engineering. Capgemini offers comprehensive benefits...Senior
$141.91k - $269.1k
Intel is seeking an Experienced Hire for the role focusing on silicon photonic chip development in Santa Clara, California. The candidate must hold an MS or PhD in Electrical Engineering or Physics and have relevant industry experience, particularly in designing and optimizing...Senior$155k - $250k
MixMode is seeking a Senior Analog Design Engineer to contribute to analog-mixed signal integrated circuit design, including state-of-the-art AI engine development and circuit layout optimization. The ideal candidate has over 14 years of experience in high-speed circuit...Senior- ...Customer Package Design Integration Engineer (2.5D / 3D Packaging) to... ...designs from bring-up through tape-out in a rapidly evolving... ...integrity challenges Package layout and routing issues ADK usage... ...methodologies Background in HPC, AI, or networking systems...SeniorFull time
Rapidus Corporation US
Santa Clara, CA3 days ago $256.05k - $361.48k
# **Welcome!**## .Senior Physical Design Integration Engineer page is loaded## Senior... ...power integrity, layout verification, electrical... ...services, HPC, and AI-accelerated... ...segment through workload driven leadership products... ...and vacation. Find out more about the .Annual...SeniorWork experience placementLocal areaImmediate startFlexible hoursShift work- Cross Border Talents is looking for a Field Applications Engineer in Santa Clara, California to drive AI-assisted solutions in photonic engineering. The ideal candidate will lead the design and deployment of innovative workflows, leveraging their expertise in integrated...
$163k - $237k
...Bachelor's degree in Mechanical Engineering, Material Engineering,... ...experience in chip package design/layout using Cadence allegro package... ...manufacturability (DFM) and taping out for production. Experience in... ...of Google users. The AI and Infrastructure team is redefining...Worldwide$150k - $250k
...are seeking a highly motivated Photonics IC Technical Lead to join our... ...closely with a multidisciplinary engineering team. This role involves... ...Create andoptimizephotonics layouts andcontribute totapeouts Performcomprehensive... ...000 USD per year (Bay Area, CA) #J-18808-Ljbffr Lyte AI Inc.Flexible hours$130k - $160k
POSITION DETAILS You will be part of the Encore Semi design and circuit layout team, creating next generation products for commercial, civil and... ...or Lawful Permanent Resident. RESPONSIBILITIES Working with IC designers and chip leads to determine the chip and block...SeniorPermanent employmentFull timeFor contractorsLocal area$190k - $210k
...CMOS Layout Design Engineer – High-Speed Logic & Photonics A well-funded deep-tech semiconductor company... ...teams work across IC design, photonics, packaging... ...-level integration and tape-out. The engineer will... ...engineers to resolve layout-driven performance issues...IC Resources
Santa Clara, CA1 day ago$200k - $351k
...to receive an alert: Senior Principal, Design Engineering, Power Design Location... ...you for checking us out! If you’re reading this... ...to customized Cloud, AI, machine learning,... ...) and high-speed PCB layout. You will work with design... ...relevant parts and IC. Familiar with Intel...SeniorLocal areaCelestica
San Jose, CA2 days ago- ...About Us: nEye.ai, a well-funded optical... ...MEMS-based silicon photonics optical circuit... ...Packaging Design Engineer to own bump-bond,... ...integrated circuit (IC) design, mechanical... ...Bond pad and bump layouts (pitch, height, collapse... ...budget, underfill keep-outs) co-developed with...SeniorContract work
- ...Senior PCB Layout Engineer Senior PCB Layout Engineer responsible for designing complex, high‑speed printed circuit boards for networking equipment... ...best practices; conduct SI/PI analysis and simulation‑driven layout changes. Implement advanced technologies such as blind...SeniorWork at office
Hewlett Packard Enterprise Development LP
Sunnyvale, CA3 days ago $132k - $207k
...is seeking a highly skilled QA Engineer to join our Workstation and... ...problems and developing powerful AI tools that enhance workflow... ...troubleshooting efficiency. Build AI‑driven tools and technologies that... ...as needed. Ways to Stand Out from the Crowd: Significant expertise...SeniorRemote workFlexible hoursNVIDIA Gruppe
Santa Clara, CA1 day ago$175k - $225k
...Description Job Description Senior Photonic Integrated Circuit (PIC) Design Engineer Job Title: Senior... ...to photonic layout and to system considerations... ...LVS checks, and foundry tape-out coordination. Develop... ...hiring process includes AI screening for keywords and...SeniorOngoing contractLocal areaRemote work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Photonic IC Layout Engineer — AI-Driven Tape-out. Be the first to apply!
Related searches
- laser engineer Santa Clara, CA
- photonics engineer Santa Clara, CA
- senior data management analyst Santa Clara, CA
- senior app developer Santa Clara, CA
- senior game producer Santa Clara, CA
- senior packaging engineer Santa Clara, CA
- senior manager quality engineering Santa Clara, CA
- senior software test automation engineer Santa Clara, CA
- senior compensation manager Santa Clara, CA
- senior sourcing engineer Santa Clara, CA