Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Advanced Packaging Layout Engineering Team Leader (Substrate & Interposer) (Hybrid)

$214.1k - $309.8k

Cisco Systems, Inc

The application window is expected to close on: 01/28/2027 This position requires that you live within commuting distance of our San Jose, CA office and commute to the office 4-5 days per week.

Meet the Team Cisco Silicon One (#CiscoSiliconOne) is a business organization with a long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world’s most complex networks and carry over 90% of IP traffic. Cisco Silicon One is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. We are a highly specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous system integration. Our substrates use the latest 2.5D fanout technologies for large-scale integration, using the latest signaling and data transfer technologies. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing, and testing some of the most complex ASICs being developed in the industry!

Your Impact

As a Packaging Layout Team Leader, you will lead and grow the San Jose layout team while supporting the execution of complex package programs. You will provide hands‑on technical guidance, mentorship, resource coordination, and people leadership for package layout activities across advanced ASIC packaging and CoWoS projects. Working closely with package leads, SI/PI teams, and the global layout organization, you will help strengthen layout engineering capability, improve methodologies and flows, and support high‑quality package implementations. This role combines technical leadership, team development, and cross‑functional collaboration in a fast‑paced and highly collaborative engineering environment. Lead and support the San Jose package layout team, providing hands‑on technical guidance, mentorship, and day‑to‑day support to layout engineers. Drive hands‑on package layout activities for complex ASIC advanced packaging, including CoWoS projects, ensuring high‑quality implementation aligned with package design, SI/PI, and manufacturing requirements. Collaborate closely with package leads, SI/PI teams, silicon floor planning, and manufacturing partners to resolve technical and process challenges. Coordinate layout resource allocation, priorities, and staffing across multiple concurrent projects. Support optimization of package pinouts, stack‑ups, power distribution, escape routing, CoWoS interposers, and high‑speed interface implementation. Partner with the global Package Layout Manager and other regional leaders to align methodologies, tools, best practices, and engineering standards across sites. Contribute to hiring, onboarding, mentoring, and development of layout engineering talent in San Jose. Work with vendors and contractors as needed to support project execution and delivery goals. Drive continuous improvement in layout methodologies, quality, and engineering efficiency.

Minimum Qualifications

  • Bathlause’s degree in Electrical Engineering or a related field with 12+ years of work experience or a Master’s degree in Electrical Engineering or a related field with 8+ years of work experience or a PhD in Electrical Engineering or a related field with 5+ years of work experience.
  • 5+ years of experience in package layout or advanced PCB/package implementation.
  • Prior experience working with high‑speed routing, power distribution networks (PDN), and package layout design principles.
  • Experience with industry‑standard EDA tools for package layout and design.
  • Hands‑on experience with Cadence APD+ or equivalent package layout tools.

Preferred Qualifications

  • Experience leading or mentoring layout engineers or small technical teams.
  • Experience with ASIC package substrate layout implementation and CoWoS, including high‑speed interfaces and complex escape routing.
  • Prior experience with SI/PI considerations and collaboration with cross‑functional engineering teams.
  • Experience working with vendors or outsourced layout resources.
  • Experience with scripting languages such as Python, Perl, or TCL.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada

The starting salary range posted for this position is $214,100.00 to $309,800.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job‑related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process. U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long‑term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time. U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies: 10 paid holidays per full calendar year, plus 1 floating holiday for non‑exempt employees 1 paid day off for employee’s birthday, paid year‑end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco. Non‑exempt employees receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full‑time employees. Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations) 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next Additional paid time away may be requested to deal with critical or emergency issues for family members Optional 10 paid days per full calendar year to volunteer For non‑sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies. Employees on sales plans earn performance‑based incentive pay on top of their base salary, which is split between quota and non‑quota components, subject to the applicable Cisco plan. For quota‑based incentive pay, Cisco typically pays as follows: .75% of incentive target for each 1% of revenue attainment up to 50% of quota; 1.5% of incentive target for each 1% of attainment between 50% and 75%; 1% of incentive target for each 1% of attainment between 75% and 100%; and Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation. For non‑quota‑based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid. The applicable full salary ranges for this position, by specific state, are listed below: New York City Metro Area: $214,100.00 - $356,300.00 Non‑Metro New York state & Washington state: $192,400.00 - $317,200.00 * For quota‑based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined. ** Employees in Illinois, whether exempt or non‑exempt, will participate in a unique time off program to meet local requirements. Cisconians power the future. We make impact as a team, innovating fast and fearlessly to create meaningful solutions on a large scale. The depth and breadth of our technology doesn't just benefit our customers – it also means limitless opportunities for us to experiment and learn. We understand the power each of our unique backgrounds bring when we work together. Because of that, we have a global network of thinkers, doers, experts, and curious creators who help one another do their life’s best work.

Benefits

  • medical, dental and vision insurance
  • a 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long‑term disability coverage
  • basic life insurance
  • 10 paid holidays per full calendar year
  • 1 floating holiday for non‑exempt employees
  • 1 paid day off for employee’s birthday
  • paid year‑end holiday shutdown
  • 4 paid days off for personal wellness determined by Cisco
  • 16 days of paid vacation time per full calendar year
  • accrued at rate of 4.92 hours per pay period for full‑time employees
  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time
#J-18808-Ljbffr

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Advanced Packaging Layout Engineering Team Leader (Substrate & Interposer) (Hybrid) in San Jose, CA vacancy
  • $214.1k - $309.8k

     ...specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous...  ...integration. Our substrates use the latest 2....  ...and team leader, you will drive complex...  ...team, mentoring engineers and developing...  ...closely with layout, SI/PI, silicon architecture... 
    Suggested
    Full time
    Temporary work
    For contractors
    Work experience placement
    Work at office
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  • $2,500 per month

     ...staffed by leading engineers, Etched is redefining...  ...Job Summary As a Substrate IC Package Layout Design Engineer you...  ...substrate layout. Advanced Packaging & CoWoS Integration...  ...Wafer-on-Substrate) interposer designs for thermal...  ..., and manufacturing teams to ensure design... 
    Suggested
    Work at office
    Relocation package

    Etched

    San Jose, CA
    15 days ago
  • $2,500 per month

     ...staffed by leading engineers, Etched is...  ...across silicon, package, and board. The ideal...  ...signaling solutions in advanced packaging. You...  ..., and system teams to co-design world...  ...interaction with Package Layout Designers, ASIC...  ...into interposer/substrate layout (high-speed... 
    Suggested
    Work at office
    Relocation package

    Etched.ai

    San Jose, CA
    4 days ago
  • $153.5k - $250k

     ...Substrate / Advanced Package Engineer (7103) Context As chip sizes increase and packaging technologies become...  ...into package-level integration. The team is addressing challenges such as...  ...semiconductor foundry The technology leader with a strong reputation for... 
    Suggested
    Local area

    TSMC

    San Jose, CA
    1 day ago
  •  ...NVIDIA seeks a Senior Package Layout Engineer to join our Layout team and develop high-speed, dense IC substrates for NVIDIA products. You will collaborate with Technical Package Lead and design teams to plan schedules, resolve costs, manufacturing, and electrical design... 
    Suggested

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $200k - $275k

     ...Own the physical layout of the advanced packages our AI accelerator silicon ships in. You'll take multi-die 2.5D and 3D packages from bump map through tapeout release — defining substrate and interposer stackups, planning bump and ball maps against the die floorplan, routing... 
    H1b
    Work visa

    DensityAI

    Mountain View, CA
    2 days ago
  •  ...Product Development team, you will...  ...silicon and package design, marketing...  ...NPI, assembly/substrate suppliers, and...  ...-performance, advanced custom...  ...or Electronics Engineering, with 10+ years...  ...fabrication, bumping, interposer, substrate,...  ...technology leader that designs,... 
    Local area
    Worldwide
    Flexible hours

    8213 Avago Technologies U.S. Inc.

    San Jose, CA
    20 hours ago
  • $157k - $176k

     ...stacked photonics engine, Passage™,...  ...for the most advanced AI and HPC workloads...  ..., join our team of brilliant...  ...accomplished industry leaders. Lightmatter...  ...looking for a Package Layout Design...  ...with delivering substrate layouts that support...  ...micro-bumps / hybrid bonding), and... 
    Full time
    Temporary work
    Flexible hours

    Lightmatter

    Mountain View, CA
    3 days ago
  • $200k - $260k

     ...Piper Companies is looking for a Package Layout Design Engineer to join a cutting-edge start up...  ...will lead the physical layout of advanced multi-die substrates that integrate multiple chiplets...  .../power integrity, and mechanical teams to ensure successful layout implementation... 
    Monday to Friday

    Piper Companies

    San Jose, CA
    1 day ago
  •  ...ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we...  ...Secaucus, NJ Onsite/Hybrid: This role requires the...  ...highly motivated ASIC Package Engineering intern/co-op to join our team and work with our team...  ...train you to complete substrate, interposer and bump designs for... 
    Full time
    Summer work
    Internship
    Summer internship
    Worldwide

    AMD

    San Jose, CA
    3 days ago
  •  ...capable Customer Package Design Integration Engineer (2.5D / 3D...  ...using Rapidus advanced packaging technologies...  ...definitions Interposer and substrate architectures Provide...  ...and internal teams Cross-...  ...challenges Package layout and routing issues...  ..., TSV, hybrid bonding, RDL/fan... 
    Full time

    Rapidus Corporation US

    Santa Clara, CA
    3 days ago
  • $141.15k - $211.4k

     ...learn, and lead. Your Team, Your ImpactGroup...  ...ecosystem, Marvell’s central advanced packaging organization plays a...  ...'s Central Engineering team is seeking a highly...  ...technologies, drive layout implementation, and ensure...  ..., materials, package substrate design rules and... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  •  ...Signal and Power Integrity Engineer to join our ASIC packaging team in San Jose, CA. You will develop...  ...SI/PI performance across interposer, substrate, and PCB, partnering with layout teams to meet power,...  ...requires a BS with 4+ years (or advanced degree) in Electrical... 

    Cisco

    San Jose, CA
    4 days ago
  •  ...DensityAI is seeking an experienced package design lead in Mountain View to own the substrate and interposer layout end to end. You will coordinate with architecture, physical design, and OSAT partners to ensure seamless sign-off for high-performance multi-die packages... 

    DensityAI

    Mountain View, CA
    3 days ago
  • $136k - $212.75k

     ...GPUs and SOCs are the world leaders in power, performance and...  ...seeking a hard-working Senior Package Layout Engineer who is committed to making...  ...Lead and different design teams in the design and development...  ..., detailed layout of IC substrates for NVIDIA products. In addition... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...fastest networks and most advanced systems. Our optical and photonic...  ....We’re a global team of innovators working where...  ...is seeking a Staff Advanced Packaging/Process Engineer for R&D to drive the development...  ...solders, encapsulants, and substrates.Hands-on experience with packaging... 
    Full time
    Live in

    Lumentum Operations

    San Jose, CA
    1 day ago
  • $209.1k - $282.9k

     ...has a great opportunity for a Staff Engineer in our System-in-Package team! This Engineer will become part of a...  ...solutions to loosely defined problems.Layouts using best-known practices for DFM,...  ...you during the recruitment process.Hybrid WorkingArm’s approach to hybrid working... 
    Work at office
    Local area

    ARM

    San Jose, CA
    20 hours ago
  • $180k - $240k

     ...seeking a Systems Packaging & Assembly Engineer to lead the...  ...integration of advanced packaging and assembly...  ...engineering teams. This is a highly...  ...package substrates for MEMS-based silicon...  .../alignment, and hybrid integration....  ...with substrate layout tools and packaging... 
    Contract work

    nEye Systems, Inc.

    Santa Clara, CA
    4 days ago
  • $155k - $222.6k

     ...specialized ASIC team with experts in all aspects of advanced IC package design and heterogeneous...  ...integration. Our substrates use the latest 2....  ...Power Integrity Engineer to help us...  ...collaborating with the layout team to develop...  ...solutions across interposer, substrate, and... 
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $200k - $240k

     ...Description Principal Package Design Engineer Location: Hybrid at main Renesas...  ...role will focus on advanced package architecture...  ...suppliers, and quality teams. The ideal...  ...product definers, substrate, board, thermal, reliability...  ...and performance. Layout & Stack-Up: Oversee... 

    Renesas Electronics Corp.

    San Jose, CA
    4 days ago
  •  ...growing, well-funded team of over 180...  ...Tier 1 industry leaders, Axiado has earned...  ...seeking a Senior IC Packaging Engineer to provide...  ...architectural ownership of advanced IC and System-in-...  ..., OSATs, substrate suppliers, and internal...  ...and physical layout, including critical... 
    Worldwide

    Axiado

    San Jose, CA
    4 days ago
  • $154k - $252.8k

    ## Package Design Engineer - StaffSanta Clara, California,...  ...Qualcomm Data Center team is developing...  ...** Own and drive advanced package selection...  ...physical design and layout, optimization, DV...  ...and assembly/substrate technology (Flip...  ...chip BGA, 2.5D/3D Interposer, etc.).* Experience... 
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  •  ...Arm Limited is seeking a Staff Engineer for the System-in-Package team to help implement next-generation SoCs for IoT, automotive, and compute spaces...  ...contribute to 2.5D/3D packaging design, verification, and layout optimization using Cadence APD and Allegro, while... 

    ARM

    San Jose, CA
    1 day ago
  • $136k - $218.5k

    ## Package Design Methodology EngineerApplylocations...  .... Come join the team and see how you...  ...world.NVIDIA's Advanced Package Engineering team sits at the...  ...chiplets across substrates, interposers,...  ...along with interposer and IC physical...  ...to be the leader of AI computing,... 

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  •  ...Astera Labs is seeking an Advanced Packaging Engineer, Principal in San Jose, CA to lead R&D for next-generation photonics packaging for AI infrastructure. This senior IC packaging role sets technical direction, drives 2.1D/2.5D/3D integration, and guides wafer-, panel... 

    Astera Labs

    San Jose, CA
    3 days ago
  • $220.32k - $311.04k

     ...Foundry organization, you will join a team dedicated to enabling customers' success...  ...bringing their ideas to life through advanced semiconductor solutions. Together, we...  ...Foundry Platform Product Manager Advanced Packaging Customer Engineer, you will play a pivotal role in... 
    Local area
    Immediate start
    Shift work

    Intel Corporation

    Santa Clara, CA
    4 days ago
  • ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD...  ..., high-complexity package designs in a fast-...  ...cross-functional teams across design,...  .../Power Integrity, substrate vendors, OSAT partners...  ...of package design engineers across geographies...  ...automation (e.g., layout optimization,... 

    AMD

    Santa Clara, CA
    20 hours ago
  • $90 per hour

     ...Join Ethernovia’s team to make a lasting...  ...for talented engineers and leaders who have an entrepreneurial...  ...Principal IC Package Design Engineer...  ...and execution of advanced packaging...  ...definition to detailed layout, signal/power integrity...  ..., high-density substrates) and the... 
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    2 days ago
  •  ...Job Description Hybrid Electronics Process Engineer Location: San...  ...by both industry leaders and the U.S....  ...healthcare wearables and advanced communications...  ...Development team helps shape the...  ...electrical device layouts or schematics....  ...polymers, inks, substrates, adhesives). #... 
    Permanent employment
    Work at office
    Local area
    Flexible hours

    NextFlex

    San Jose, CA
    26 days ago
  •  ...Piper Companies seeks an IC Package Design Engineer to lead the physical layout of advanced multi-die substrates that integrate chiplets into a high-density, high-performance...  ...with ASIC, signal integrity, and mechanical teams, own the full layout process, and use... 

    Piper Companies

    San Jose, CA
    20 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Advanced Packaging Layout Engineering Team Leader (Substrate & Interposer) (Hybrid). Be the first to apply!