Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Automation Engineer (TFM/EDA)

$100.55k - $194.27k

Intel

Job Details:Job Description: At Intel Foundry Automation - Government Programs, we believe in empowering our employees with the tools and opportunities to excel, grow, and make a real impact. If you're a seasoned Silicon Design Automation Engineer with proficiency in Design TFM (Tools, Flows, Methodology) and EDA tools support for Intel's PDK (Process Development Kit) for external Foundry customers, we want you on our team.About This Role:This role encompasses installation, maintenance, and technical support of design environment (automation scripts, front-end and back-end design tools, flows, processes, and licenses) as well as compute environment (storage, compute, netbatch, ION, etc.). You will also provide technical support for Intel PDK and collateral.Key Responsibilities:Resolve designer's tool / methodology issues on the path to TapeOut.Provide support for design ramp up through training / documentation.Interact with EDA providers and ensure required tools features are available for the projects with high quality.Closely partner with PDK/library experts, flow development teams, as well as with product design teamsCollaborate with EC to provision adequate compute capacity and help debug any associated issues.Create automation (scripts, checkers, etc.) for installation of design environment (PDKs, EDA tools, licenses, etc.) to simplify and accelerate design processes.Support the integration of new tools and methods into existing design workflows, ensuring seamless adoption and scalability.Qualifications:Minimum Qualifications:US Citizenship required.Ability to obtain a US Government Security Clearance TS/SCI.BS in Electrical or Computer Engineering with 1+ years'experience or MS in Electrical or Computer Engineering with 2+ years' experience in front-end and back-end design tools and flows.Experience in EDA tools and methodologies, including debugging and problem-solving.Experience in physical design, optimization, and tools flows and methodology (TFM).Experience with Verilog/ VHDL - Tcl, Perl, Python scripting.Linux Experience: bash, tcsh.Preferred Qualifications:Active US Government Security Clearance with a minimum of Secret level.Hands-on experience of industry standard front-end and back-end EDA tool installs.Experience in installation of foundry PDK and flows (Cheetah, etc.)Experience with debugging and design automation.Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, California, FolsomAdditional Locations:US, Arizona, Phoenix, US, California, Santa Clara, US, Oregon, HillsboroPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $100,550.00-194,270.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this RoleThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.SummaryLocation: US, California, Folsom; US, Oregon, Hillsboro; US, California, Santa Clara; US, Arizona, PhoenixType: Full time

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Design Automation Engineer (TFM/EDA) in Santa Clara, CA vacancy
  • $122.44k - $232.19k

     ...AI workloads.Position OverviewWe are seeking an experienced design automation engineer passionate about driving innovation at the intersection...  ...high-performance asynchronous design methods with standard EDA tools for silicon implementation. You will help pioneer the... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $196k - $310.5k

     ...We are seeking an Applied AI Engineer to lead end-to-end solution development...  ..., orchestration, and agentic automation — for timing and constraint...  ...reports, constraint graphs, design metadata, silicon correlation...  ...development, ideally for EDA, semiconductor, or complex... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $176k - $298k

     ...faster than ever.As a Staff/Principal Design Engineer in the NVE Design Engineering organization...  ...circuit development through design automation, agentic circuit-design enablement, and...  ...libraries, or frameworks that collaborate with EDA tools for simulation control, data... 
    Suggested
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    10 hours ago
  • $141.91k - $269.1k

     ...shaping the future of technology. As an EDA Tools Hardware Engineer, you will play a pivotal role in...  ...Intel's leadership in semiconductor design and manufacturing. We are seeking an...  ...This role focuses on CAD methodology, automation infrastructure, power integrity analysis... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $136k - $264.5k

     ...Corporation in Santa Clara seeks an Implementation Methodology Engineer to enhance front-end design implementation processes. Responsibilities include...  ...methodologies, collaborating with designers, and providing EDA tool support. The ideal candidate possesses a BS or MS in... 
    Suggested

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $220.92k - $311.89k

     ...Role and Impact As a Physical Design Timing Engineer, you will play a critical...  ..., flows, and methodologies (TFM) for physical design and timing...  ...languages such as TCL for automation and design optimization. - Understanding...  ...of industry-leading EDA tools. Join us in pushing... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • NVIDIA AI is seeking engineers to develop software and tools that automate SoC design and build flows, boosting ASIC engineering efficiency. You will collaborate with design and verification teams and EDA vendors to implement high-speed design methodologies. The role requires... 

    NVIDIA AI

    Santa Clara, CA
    2 days ago
  • $154.9k - $209.6k

     ...next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer...  ...various development activities including schematic driven layout and design, p-cell development, PDK management, and physical verifications... 
    Flexible hours

    Aeva

    Mountain View, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If you are...  ...etc.Proficiency in Matlab/Simulink, industry standard silicon EDA tools (Cadence) and circuit simulators (spice, etc.).Strong interpersonal... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...looking for a motivated Senior Circuit Design Engineer in Power Modeling and Simulation to join...  ...with industry-standard design and EDA tools (Cadence Virtuoso, Allegro) and circuit...  ...such as, Perl, Tcl, Python, Skill, and automation methods/algorithms is a plus.We are... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...motivated and self-starting Senior Circuit Design Engineer to join our dynamic and growing team....  ...etc.Experience with industry standard EDA tools for AMS, EMIR, self-heating,...  ...Experience with scripting languages and automation methods.Effective verbal/written communication... 
    Full time

    Nvidia

    Santa Clara, CA
    10 hours ago
  • $143.8k - $230k

     ...Timing Sign-Off group in Central Engineering is looking for an energetic...  ...for SOC and 3D/2.5D IC design. This includes complex studies...  ...solutions.Participate & Lead in EDA flow development for Primetime...  ..., Perl, Unix shell and flow automation.Experience with revision control... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $164.47k - $269.1k

     ...We work every single day to design and manufacture silicon products...  ...a senior physical design engineer who is passionate about driving...  ...design techniques and AI-driven automation and debug, is essential....  ...SiliconSmart, VCS) tools.Experience in EDA/CAD software development... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team....  ...-depth knowledge of industry-standard EDA tools.Proficiency in Python, Tcl, Perl...  ...and signoff solutions through automation or AI/Agentic framework. NVIDIA is widely... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $122.44k - $232.19k

     ...We work every single day to design and manufacture silicon products...  ...of technology development, EDA vendors and product design teams...  ...periphery IC layout and automation.Memory array/IP design, memory...  ...:Master degree in Electrical Engineering, Computer Engineering, Electrical... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    10 hours ago
  • $168k - $264.5k

     ...make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team...  ...to innovate at the cutting edge of process technology, EDA tools, and PD flows through collaboration with RTL, synthesis,... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  •  .... THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large...  ...a combination of SDC expertise, EDA tool proficiency, and TCL-based scripting...  ..., hierarchical designs, and be able to automate these processes for increased efficiency... 

    AMD

    San Jose, CA
    2 days ago
  • $129.4k - $207k

     ...apply.Job Description:Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main campus in...  ....Required attributes:TCL/PERL ScriptingProficiency in related EDA ToolsFull physical design cycle experience: RTL to Tape-outExcellent... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    4 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and...  ...methodologies using industry-standard EDA tools (FC, Calibre, IC Validator)- Perform... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $138k - $206k

     ...global leader whose innovative designs are pushing the boundaries of...  ...both hardware and software engineers to identify and address the unique...  ..., and cost.Develop and automate physical implementation flows...  ...Proficiency with industry-standard EDA tools such as Synopsys Fusion... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you...  ...sustainability. If you're passionate about automation, efficiency, and making a real impact,...  ...-on expertise with industry-standard EDA tools and flows, especially for large-... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute...  ...flow issues and collaborate with EDA vendors to resolve them as needed.What...  ...Proficiency in utilizing Electronic Design Automation (EDA) tools such as Innovus, Tempus, and... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    4 days ago
  • $157.3k - $212.8k

     ...you’ll be responsible for the design and optimization of Hardware in...  ...issues).• Develop scripts to automate running timing analysis and generate...  ...with other physical design engineers as well as with the RTL/Arch....  ...- Timing Analysis using EDA tools (examples: PrimeTime, Tempus... 
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $167k - $275k

     ...foundry providing a unique combination of design, development, and fabrication services to...  ...Summary of Role: The PMTS Digital Design Engineer will lead the architecture implementation...  ....Experience with industry-standard EDA tools and design flows.Strong debugging and... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...and help move the needle! We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position offers...  ...design and verification using industry standard EDA tools such as Cadence virtuoso.Optimize circuit to meet... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $100k

     ...Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D)...  ...design methodologies, flows, and automation scripts (Tcl, Python), with specific...  ...constraints, integration/debug).Apply strong EDA tool expertise across Synopsys/Cadence/... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want...  ....Expertise and in-depth knowledge of industry standard EDA tools in related fields.Proficiency in programming and scripting... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    10 hours ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior CPU Tooling and Design Automation Engineer! Do you want to help drive the development of CPU technology for architectures...  ...experience)5+ years of relevant work experience in EDA tool development and developing flowsProficiency with EDA style... 
    Full time
    Work experience placement
    Night shift

    Nvidia

    Santa Clara, CA
    4 days ago
  • NVIDIA is seeking an experienced EDA/ECAD tools engineer in Santa Clara to join an agile, multi-disciplinary team. You will work on Cadence-driven...  ..., physical layout, and SI capabilities to empower system designers across the company. Requirements include 4+ years of... 

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $300k - $400k

    Staff ASIC Engineer (Physical Design OR STA)Total package up to $400k (Base up to $200k + bonus + stock)Total first year realistic income $350-400...  ...high-performance silicon? Do you enjoy diving into complex EDA reports, identifying issues early, and collaborating with top... 

    CyberCoders

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Automation Engineer (TFM/EDA). Be the first to apply!