Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior DFT & ATPG CAD Engineer

$184.7k - $324.8k

Apple Inc.

Apple Inc. in Cupertino, CA, is seeking a highly experienced DFT/ATPG engineer to join our Hardware Technology team. You will develop and implement DFT and ATPG flows for advanced silicon, collaborating with design teams to improve test coverage and reliability. This role requires BS plus 10 years, proficiency in Perl/Tcl/Python, Verilog/VHDL, and familiarity with DFT tools, MBIST, and SVA. Apple offers competitive compensation ($184,700–$324,800 base) and comprehensive benefits. #J-18808-Ljbffr Apple Inc.

Vacancy posted 15 hours ago
Similar jobs that could be interesting for youBased on the Senior DFT & ATPG CAD Engineer in Cupertino, CA vacancy
  • $184.7k - $324.8k

     ...and other chipsets across Apple’s entire product line. As part of our CAD and Methodology team in Apple’s world‑class Silicon Engineering Group, you will be involved with the complete DFT and ATPG CAD solution for all design projects. • Develop and implement DFT and ATPG... 
    Suggested
    Relocation

    Apple Inc.

    Cupertino, CA
    15 hours ago
  • Value Innovation Labs is seeking an experienced DFT Engineer in Mountain View, CA to drive DFT flow, IP integration, and verification activities...  ...process nodes. The ideal candidate has a strong background in ATPG and ATPG-driven verification, along with practical experience... 
    Senior

    Value Innovation Labs

    Mountain View, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is searching for a motivated CAD Engineer to join the Advanced Technology Group. You will support installation of foundry techfiles. You will provide expert support to designers in debugging tool, techfile and design errors. And you will develop flows and scripts... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    2 days ago
  • QFocus Technologies in Sunnyvale, CA, is seeking a Senior DFT Engineer to define and execute robust Design-for-Test strategies for high-performance...  ...pre-silicon activities, implement DFT architectures (Scan, ATPG, MBIST, JTAG), and drive post-silicon bring-up and yield... 
    Senior

    QFocus Technologies

    Sunnyvale, CA
    15 hours ago
  • $163k - $236k

    Lead CAD methodology engineers to provide enablement and support for RTL Design teams.Partner with chip project teams to influence and standardize...  ...and its integration within AI/ML-driven systems.As a Senior Engineer within Google's silicon team, you will help deliver... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $168k - $264.5k

     ...around Cadence System Capture and SPB Allegro Layout to aid system designers in sophisticated implementations.Cadence SKILL or other CAD-level programming experienceSystem design and hierarchical sub-designFamiliarity with automation within common operating systems (Windows... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design-for-Test strategies for high-performance SoCs...  ...coverage and yield. You will lead DFT architectures (Scan, ATPG, MBIST, JTAG), perform insertion and optimization, and... 
    Senior

    QFocus Technologies LLC

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

     ...choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations...  ...crafting creative solutions for DFT architecture, verification and post-silicon...  ...including memories and IOs, fault modeling, ATPG and fault simulationExcellent analytical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $163k - $237k

    Engage with DFT and Design teams at early design stage to define requirements for ATE...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...)/Automatic Test Pattern Generation (ATPG)/High-Speed Input/Output (HSIO)), verification... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • Apple Inc. in Cupertino seeks a synthesis expert to own the physical synthesis challenges from RTL through GDS signoff. You will develop and validate flows, create custom tools and ML‑based methodologies, and partner with design teams to push PPA improvements across Apple...
    Senior

    Apple Inc.

    Cupertino, CA
    15 hours ago
  • Google in Sunnyvale, CA seeks a Senior Engineer to shape AI/ML hardware acceleration. You’ll lead end-to-end chip design improvements, guide RTL verification, and drive tool flows for design teams. Join a team delivering cutting-edge TPUs powering Google services at scale... 
    Senior

    Socket.dev

    Sunnyvale, CA
    2 days ago
  • Qualcomm is seeking a CPU Synthesis CAD engineer in Santa Clara, California. The role includes developing high-performance synthesis tools to enhance power and efficiency in CPU designs. Ideal candidates have 8+ years of experience in synthesis and a strong command of... 
    Senior

    Qualcomm

    Santa Clara, CA
    15 hours ago
  • Google Inc. in Sunnyvale, CA, is seeking a Senior Engineer to lead innovative teams that shape the future of AI/ML hardware acceleration. In...  ...candidate should have extensive experience in SystemVerilog and CAD tools, as well as proven leadership skills. This full-time... 
    Senior
    Full time

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $168k - $264.5k

     ...the team and see how you can make a lasting impact on the world.NVIDIA is seeking a talented Software Engineer to join our small team building custom, high-impact VLSI CAD software in a technically challenging and highly visible domain. This is a full-cycle role with... 
    Senior
    Full time
    Worldwide

    Nvidia

    Santa Clara, CA
    2 days ago
  • NVIDIA is searching for a motivated CAD Engineer to join the Advanced Technology Group. The successful candidate will support installation of foundry techfiles, provide expert support to designers in debugging tool, techfile and design errors, and develop flows and scripts... 
    Senior
    Work experience placement
    Worldwide

    Segment (Twilio)

    Santa Clara, CA
    15 hours ago
  • $127.63k - $191.2k

     ..., above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactAs a key CAD member of Marvell Central Engineering, you will play a leading role in developing next-generation Multi-die and Power Methodology, plus CAD flow automation... 
    Senior
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • High-Speed Analog EDA/CAD Engineer Full‑time position located in Sunnyvale, CA. Infinera is seeking an EDA/CAD Engineer to support and develop SiGe and CMOS design solutions for the high‑speed analog ASIC design team, including all phases of the tool flow—foundry interface... 
    Senior
    Full time

    NOKIA

    Sunnyvale, CA
    15 hours ago
  • Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation...  ...correct functionality of DFT logic. Generate ATPG vectors, bring-up and debug patterns, resolve... 
    Senior
    Immediate start

    MoTek Technologies

    San Jose, CA
    1 day ago
  • $127.63k - $191.2k

     ...is a place to thrive, learn, and lead. Your Team, Your ImpactWe are seeking a highly skilled and experienced Senior Staff Level Physical Verification CAD Engineer to join our dynamic team. The ideal candidate will have a deep understanding of the physical verification... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...s DFX team is looking for an exceptional DFT Engineer to help shape the future of compute. As stewards...  ...design goals, and partner with internal CAD teams to drive scalable, automated...  ...silicon test innovation. Own the full ATPG lifecycle—verification, coverage analysis... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  • NVIDIA Corporation in Santa Clara, CA is seeking a Senior ICV CAD Engineer to join the Advanced Technology Group. You will install, configure, and support foundry techfiles, debug design errors, and develop flows to boost productivity for global IC designers. Requires a... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    15 hours ago
  • $136k - $218.5k

     ...intelligence. Our team has some of the most forward-thinking and hardworking people in the world. We are now looking for a motivated DFT-Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!What... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead DFT architecture design for next-generation ASICs used in Starlink...  ...silicon capabilities and reliability. Responsibilities include ATPG pattern generation, RTL/DRC readiness checks, DFT fabrics integration... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Palo Alto, CA
    15 hours ago
  • Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration... 
    Senior

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    2 days ago
  • NVIDIA is seeking a Senior Software R&D Engineer specializing in VLSI Physical Design in Santa Clara, CA. This role involves developing algorithms that significantly influence the layout and efficiency of cutting-edge AI chips. The ideal candidate should possess a strong... 
    Senior

    NVIDIA

    Santa Clara, CA
    3 days ago
  • SpaceX is seeking a Principal DFT Engineer (Silicon Engineering) to lead the design‑for‑test efforts for Starlink ASICs. You will drive DFT...  ...Tessent tools across cross‑functional teams. The role emphasizes ATPG pattern generation, post‑silicon validation, UPF, Verilog/... 
    Senior

    Future Ventures

    Palo Alto, CA
    15 hours ago
  • A leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-disciplinary teams and requires over 10 years of ASIC experience and a bachelor's degree in engineering.... 
    Senior

    SpaceX

    Sunnyvale, CA
    15 hours ago
  • Lightmatter is seeking a Design for Test Engineer to join our chip design and product operations...  .... You will design, validate, and deploy DFT solutions for digital, analog, and...  ...bring products to market. You will work on ATPG, MBIST, and boundary scan, develop scalable... 
    Senior

    Lightmatter

    Mountain View, CA
    15 hours ago
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    15 hours ago
  • Entrada Ventures is seeking a Senior DFT Verification Engineer to drive robust verification for ASIC DFT logic across planning, development, and closure...  ...modern verification workflows, plus experience with scan/ATPG, JTAG, MBIST, and tester formats. #J-18808-Ljbffr Entrada... 
    Senior

    Entrada Ventures

    Palo Alto, CA
    15 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior DFT & ATPG CAD Engineer. Be the first to apply!