Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Design Automation Engineer

$176k - $298k

Micron Semiconductor Products Inc

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.As a Staff/Principal Design Engineer in the NVE Design Engineering organization at Micron Technology, Inc., you will drive the transformation of NAND circuit development through design automation, agentic circuit-design enablement, and environment transition!Implementing core Xpath, Ypath and Array design during project execution and work with project teams integrating the Core schematics into the full chip schematics, validating design performance and functionalities by running block and chip level simulations using standard industry simulators!Implementing analog and mixed signal circuit design (charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, LDO, thermometers, page buffers, PDNs, level shifters, IO buffers, RTL, Verilog) to meet specifications, validating design performance and functionalities by running block and chip level simulations using standard industry simulatorsServe as a technical authority across analog/core teams, solving sophisticated technical problems at the intersection of circuit behavior, modeling, simulation methodology, and automation reliabilityDevelop and productize agentic enablement for circuit design, including AI/LLM-assisted flows that support:environment setup and self-healing configuration,guided simulation and debug,intelligent corner planning and coverage closure,automated schematic/layout checks and review assistance, documentation synthesis and knowledge retrieval from internal sources,block/subsystem/full-chip verification (analog/mixed-signal), including reproducible run recipes, golden reference management, and regression gating criteriaIntegrate automation with project execution, partnering with circuit designers, firmware, validation, and architecture teams to align tooling with breakthrough needs and deliver measurable cycle-time reduction.Collaborate with multi-functional team members** (Product Engineering, Test, Probe, Process Integration, Assembly, Marketing) to ensure automation and environment choices support manufacturability, testability, reliability, time-to-market, and customer happiness.Minimum Qualifications:MS (PhD preferred) in electrical engineering required. 8+ years of NAND design relevant proven experience required with proficient knowledge of Nand Flash memory read, program and erase algorithmsProficiency in analog/mixed signal circuit design (page buffers, block selectors, Xdecoder, Ydecoder, bias table and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog)Proficiency in analog/mixed signal circuit layout (page buffers, block selectors, Xdecoder, Ydecoder, bias table and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog)Proficient fundamentals in semiconductor and device physics and analog/mixed-signal circuit design. An understanding of semiconductor reliability issues including CHC, NBTI, stress, and snapback, as well as Electromigration (EM) and IR analysis.Proficiency in circuit verification and optimization, layout planning, parasitic extractions of the circuits, experience guiding layout. Strong understanding of circuit design verification flows, including block‑level, subsystem‑level, and full‑chip simulations, corner management, PVT/mismatch analysis, and results qualification. analog and digital simulators such as HSPICE, Fast SPICE, and VerilogProven proficiency in Python for engineering automation, including development of maintainable scripts, libraries, or frameworks that collaborate with EDA tools for simulation control, data extraction, regression management, or reporting. Proficient with Cadence design, LVS/DRC tools and UNIXThe US base salary range that Micron Technology estimates it could pay for this full-time position is:$176,000.00 - $298,000.00 a yearAdditional compensation may include benefits, bonuses and equity.Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits.Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.To learn about your right to work click here.To learn more about Micron, please visit micron.com/careersUS Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at View email address on us.fitly.work or View phone number on us.fitly.work (select option #3)Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification. Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.SummaryLocation: San Jose, CAType: Full time

Vacancy posted a month ago
Similar jobs that could be interesting for youBased on the Principal Design Automation Engineer in San Jose, CA vacancy
  • $196k - $310.5k

     ...the world.We are seeking an Applied AI Engineer to lead end-to-end solution development...  ...model training, orchestration, and agentic automation — for timing and constraint analysis...  ...sources — timing reports, constraint graphs, design metadata, silicon correlation — into... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    a month ago
  •  ...On-Site role Job Description: Designer will be responsible for the design of high performance RF and analog circuit blocks. Responsibilities include transistor level, block level and module level circuit architecture, design, simulation, optimization... 
    Principal
    Work experience placement
    Flexible hours

    Denken Solutions, Inc.

    San Jose, CA
    6 days ago
  • $205k - $260k

     ...native CI/CD pipelines and shared automation libraries for large-scale...  ..., verification, physical design, place-and-route, and timing-closure workflows for engineering throughput and cloud cost efficiency...  .... The role offers a broad principal-level mandate spanning cloud-... 
    Principal
    Full time

    Astera Labs

    San Jose, CA
    11 days ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...the future together. The Senior Principal, Design Engineering will be responsible... 
    Principal
    Local area

    Celestica International LP

    San Jose, CA
    more than 2 months ago
  • $126.1k - $227k

     ...partner for the world's top brands, offering comprehensive engineering, supply chain, and manufacturing solutions. With 60 years of...  ...and diverse communities around the globe.JOB SUMMARYThe Principal Automation Engineer (JDAS) is responsible for supporting production/manufacturing... 
    Principal
    Contract work
    Temporary work
    Work at office
    Local area
    Worldwide

    Jabil Circuit

    San Jose, CA
    a month ago
  •  ...accessible over time. That’s where we come in. We combine deep engineering expertise with global-scale manufacturing to deliver the...  ...of data.Job DescriptionESSENTIAL DUTIES AND RESPONSIBILITIES:Designer will be responsible for the design of high performance RF and... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    23 days ago
  • $140k - $200k

     ...Kratos Microwave, Inc., a Kratos' company, is looking for a Principal RF Design Engineer 6 to work onsite at either their San Jose, CA facility or...  ...and load-pull contours. Design for manufacturability, automated assembly & test (DFMAT) Responsible for design and... 
    Principal
    Full time
    Temporary work
    Work at office

    Kratos Defense

    San Jose, CA
    more than 2 months ago
  • $210.87k - $329.86k

     ...the adoption of Artificial Intelligence and intelligent automation across its Hardware Engineering organization to improve engineering productivity,...  ...manual effort, accelerate development cycles, and improve design quality and first-time-right execution. We are seeking... 
    Principal
    Temporary work
    Local area
    Worldwide
    Shift work

    Celestica International LP

    San Jose, CA
    24 days ago
  • $154.9k - $209.6k

     ...next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer...  ...various development activities including schematic driven layout and design, p-cell development, PDK management, and physical verifications... 
    Flexible hours

    Aeva Inc.

    Mountain View, CA
    more than 2 months ago
  • $117.62k - $227.27k

    Job Details:Job Description: At Intel Foundry Automation - Government Programs, we believe in empowering our employees with the...  ...grow, and make a real impact. If you're a seasoned Silicon Design Automation Engineer with proficiency in Design TFM (Tools, Flows, Methodology)... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • Job Description:Design cost effective controller with high performance, low power and small area for cellular modem. This position...  ...siliconMinimum Qualifications: - Master Degree in Electrical Engineering, Computer Science or Computer Engineering. - At least 5 years... 
    Principal
    Work experience placement

    Baidu

    Sunnyvale, CA
    a month ago
  • $118k - $203.55k

     ...MedTech cybersecurity team is recruiting for an experienced Principal Product Security Engineer to be based in Santa Clara, CA. This may require up to...  ...programs. Provide technical direction on security design, implementation, verification, vulnerability remediation... 
    Principal
    Local area
    Immediate start
    Relocation

    Johnson and Johnson

    Santa Clara, CA
    5 days ago
  •  ...passive optical access networks. The successful product definition engineer has deep technical credibility both inside and outside of...  ...mechanical engineering teams and product management to work through design tradeoffs and feasibility analysis. Refine and iterate with... 
    Principal
    Full time

    Semtech

    San Jose, CA
    28 days ago
  •  ...our first defense and commercial customers, and are preparing to scale the team 3X. The Role We're looking for a Principal RFIC Design Engineer to join the core design team. You'll design, simulate, and validate mmWave front-end circuit blocks for our next-generation... 
    Principal
    Full time
    Work at office
    Flexible hours

    Oso Semiconductor Inc.

    Mountain View, CA
    more than 2 months ago
  •  ...join a top-notch low-voltage power MOSFET design team. As part of Renesas’s Mobility,...  ...Infrastructure and IoT Power Business Division, this Engineer will work on next-generation power...  ...Job Description We are seeking a Principal Device Design Engineer to develop... 
    Principal

    Renesas Electronics

    San Jose, CA
    5 days ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...to help achieve that mission.We are looking for aPrincipal Design Engineer to work in the dynamic Microsoft Artificial Intelligence... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    13 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $102.3k - $209.5k

    The Principal Supply Chain Product Engineer is a recognized technical leader responsible for ensuring that products are designed, validated, and manufactured with robust, scalable, and cost-effective...  ...advanced test technologies, automation, and data analytics to improve... 
    Principal
    Temporary work
    Work at office
    Flexible hours

    Oracle Corporation

    Santa Clara, CA
    a month ago
  •  ...seeking a senior software developer to advance testing and automation for DriveOS. You will design test strategies, automate verification, and...  ...Applicants should have a bachelor’s or master’s in engineering or CS, 5+ years in software development (Python or C++... 

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $139.9k - $274.8k

    Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud... 
    Principal
    Work at office
    Local area
    Worldwide

    Microsoft

    Mountain View, CA
    5 days ago
  • $136.5k - $253.5k

     ...world of technology.Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise...  ...Requirements/Qualifications: BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal
    Full time

    Cadence Design Systems

    San Jose, CA
    11 hours ago
  • $250k - $265k

    Principal ASIC Design Engineer RTL / Microarchitecture / High-Performance Networking Overview Seeking a Principal ASIC Design Engineer to own front-end design for complex, high-performance silicon used in advanced networking and AI infrastructure. This role will work closely... 
    Principal
    Night shift

    Yoh

    Santa Clara, CA
    1 day ago
  •  ...IVR Automation Test EngineerJob Location: San Jose, CAJob Type: ContractExperience Level: 6-8 years (at least 5 years on Automation...  ...cases for basic components and features.Find bugs and apply engineering rigor to reproduce and diagnose those bugs, write concise and... 

    InterSources

    San Jose, CA
    3 days ago
  •  ...System (ISMS), and CMMI-DEV Level 3"Job DescriptionDatacom test automation networking engineerSan Jose, CA6 Months (extendable.) Interview...  ...tools like Spirent, IXIA, iPerf, Ostinato, others Analyzes design and determines coding, programming for writing test scripts and... 

    Comtech LLC

    San Jose, CA
    3 days ago
  • $184.7k - $324.8k

     ...Sr. ML Production Model Automation Engineer, Siri SpeechJoin the team redefining what a deeply personal and integrated assistant can be. As...  ...build at the intersection of cutting-edge AI and human-centered design, shipping technology that is centered around users and their... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  • $250.6k - $362.6k

     .... Because full product development—from design to qualification to production—is within...  ...physical design teams to identify high-value automation targets: timing triage, Congestion root-...  ...QualificationsBachelor’s degree in Engineering and 15+ years of ASIC related experience... 
    Principal
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and...  ...scale verification runs.Develop and maintain verification automation (Python, Perl, shell), including test orchestration,... 
    Principal

    CyberCoders

    Santa Clara, CA
    1 day ago
  •  ...: In this position, the individual will be responsible for designing, developing, modifying and evaluating chip architecture and Core...  ...REQUIRED: Requires BS/MS degree in Electrical Engineering or equivalent with 10 or more years of relevant experience.... 
    Principal
    Temporary work
    Remote work
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    11 days ago
  • $159k - $255k

    Our MissionAt Palo Alto Networks, we’re united by a shared mission—to protect our digital way of life. We thrive at the intersection of innovation and impact, solving real-world problems with cutting-edge technology and bold thinking. Here, everyone has a voice, and every...
    Principal
    Full time
    Remote work

    Palo Alto Networks

    Santa Clara, CA
    6 days ago
  • $192.6k - $337.1k

     ...It all started when engineer Fred Luddy wrote code that automated a tedious task for his coworker, Phyllis. She...  ...role  We are seeking a hands-on Principal Infrastructure Architect & Engineer...  ...IaC, CI/CD, observability, SLO/SLA design. You think in automation, not tickets... 
    Principal
    Full time
    Work at office
    Immediate start
    Remote work
    Flexible hours

    ServiceNow

    Mountain View, CA
    26 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Design Automation Engineer. Be the first to apply!