Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal ASIC DFT Design Engineer Terawave

$269.18k - $376.84k
Full-time

Blue Origin

Application close date:

Applications will be accepted on an ongoing basis until the requisition is closed.

At Blue Origin we envision millions of people living and working in space for the benefit of Earth. Were working to develop reusable safe and low-cost space vehicles and systems within a culture of safety collaboration and inclusion. Join our team of problem solvers as we add new chapters to the history of spaceflight!

Blue Origin is pioneering the future of space-basedconnectivitywithTeraWave a revolutionary satellite communications network designed to deliver symmetrical data speeds of up to 6Tbpsanywhere on network will service tens of thousands of enterprise data center and government users who require reliable connectivity for critical operations.

As a Principal ASIC DFT Designer on the ASIC Engineering SOC Team you will own design for test architecture for the TeraWave System on Chip (SOC) program. You will define the test strategy for large multi-block SOC designs implement scan compression and built in self test infrastructure and deliver the test vectors that qualify silicon on automated test equipment. This is a senior individual contributor role with technical leadership scope and no direct reports. Your work spans specification through silicon bring up including ATE pattern debug and support for defect and yield analysis and it directly determines test quality and manufacturability for the program.

Responsibilities:

  • Define DFT architecture and test strategy for large multi-block SOC designs
  • Author DFT specifications covering scan compression boundary scan and test access mechanisms
  • Implement scan chain insertion test clock control and on chip compression logic
  • Design memory and logic built in self test infrastructure for embedded memories and logic
  • Generate and validate DFT vectors for silicon bring up and production test programs
  • Debug ATE pattern failures and drive resolution with design and product engineering teams
  • Support defect analysis and yield improvement using test coverage and silicon failure data
  • Review test coverage and DFT timing metrics with physical design and verification teams

Minimum Qualifications:

  • Bachelors degree in Electrical Engineering Computer Engineering or related technical field
  • Minimum 10 years of experience in design for test for complex digital SOCs
  • Experience defining DFT architecture and specifications for large multi-block SOC designs
  • Experience with DC and AC scan design and memory built in self test implementation
  • Experience generating ATPG patterns for automated test equipment and debugging ATE patterns

Preferred Qualifications:

  • Masters degree in Electrical Engineering Computer Engineering or related technical field
  • Experience with logic built in self test implementation and signature based test methodologies
  • Experience with defect analysis and yield improvement for advanced process node silicon
  • Experience with hierarchical DFT and IEEE 1500 or IEEE 1687 test access standards
  • Experience with commercial DFT tool flows such as Tessent DFTMAX or Modus
  • Experience with test time and test cost reduction through pattern and compression optimization
  • Strong written and verbal communication skills for presenting test strategy to technical stakeholders

Base Pay Range for:

CA applicants is $269175.00 - $376843.95 WA applicants is $269175.00 - $376843.95

Other site ranges may differ

Culture Statement

Dont meet all desired requirements Studies have shown that some people are less likely to apply to jobs unless they meet every single desired qualification. At Blue Origin we are dedicated to building an authentic workplace so if youre excited about this role but your past experience doesnt align perfectly with every desired qualification in the job description we encourage you to apply anyway. You may be just the right candidate for this or other roles.

Export Control Regulations

Applicants for employment at Blue Origin must be a U.S. citizen or national U.S. permanent resident (i.e. current Green Card holder) or lawfully admitted into the a refugee or granted asylum.

Background Check

  • Required for all positions: Blues Standard Background Check
  • Required for Certain Job Profiles: Defense Biometric Identification System (DBIDS) background check if at any time the role requires one to be on a military installation
  • Required for Certain Job Profiles: Drivers who operate Commercial Motor Vehicles with a Gross Vehicle Weight (GVW) Gross Vehicle Weight Rating (GVWR) or combination of power unit and trailer that meets or exceeds 10001 lbs. and/or transports placardable amounts of hazardous materials by ground in any vehicle on a public road while in commerce may be subject to additional Federal Motor Carrier Safety Regulations including: Driver Qualification Files Medical Certification (obtained before onboarding) Road Test Hours of Service Drug and Alcohol Testing vehicle inspection requirements CDL requirements (if applicable) and hazardous materials transportation/shipping training.
  • Required for certain Job Profiles: Ability to obtain and maintain Merchant Mariner Credential which includes pre-employment and random drug testing as well as DOT physical

Benefits

  • Benefits include: Medical dental vision basic and supplemental life insurance paid parental leave short and long-term disability 401(k) with a company match of up to 5% and an Education Support Program.
  • Stock Options for all regular employees (working at least 20 hours/week)
  • Paid Time Off: Up to four (4) weeks per year based on weekly scheduled hours and up to 14 company-paid holidays.
  • Dependent on role type and job level employees may be eligible for benefits and bonuses based on the companys intent to reward individual contributions and enable them to share in the companys results or other factors at the companys sole discretion. Bonus amounts and eligibility are not guaranteed and subject to change and cancellation. Please check with your recruiter for more details.

Equal Employment Opportunity

Blue Origin is proud to be an Equal Opportunity/Affirmative Action Employer and is committed to attracting retaining and developing a highly qualified and dedicated work force. Blue Origin hires and promotes people on the basis of their qualifications performance and abilities. We support the establishment and maintenance of a workplace that fosters trust equality and teamwork. We provide all qualified applicants for employment and employees with equal opportunities for hire promotion and other terms and conditions of employment regardless of their race color religion sex sexual orientation gender identity national origin/ethnicity age physical or mental disability genetic factors military/veteran status or any other status or characteristic protected by federal state and/or local law. Blue Origin will consider for employment qualified applicants with criminal histories in a manner consistent with applicable federal state and local laws including the Washington Fair Chance Act the California Fair Chance Act the Los Angeles Fair Chance in Hiring Ordinance and other applicable laws. For more information on Know Your Rights please see here.

Affirmative Action and Disability Accommodation

Applicants wishing to receive information on Blue Origins Affirmative Action Plans or applicants requiring a reasonable accommodation in order to participate in the application and/or interview process please contact us at . Please note this is a publicly managed inbox. Please do not include any personal medical information in your request.

Required Experience:

Staff IC

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal ASIC DFT Design Engineer Terawave in Cupertino, CA vacancy
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...adoption, we are scaling systems designed for the world’s most demanding...  ...We focus on first-principles engineering across silicon, systems, and...  ...Responsibilities: As a member of the ASIC Design team, you will work...  ...for test team to integrate DFT logic Work independently,... 
    Principal
    Work experience placement
    Immediate start

    Upscale, Inc.

    Santa Clara, CA
    17 days ago
  • $186k - $407k

     ...communicate and advance faster than ever.Principal ASIC Design EngineerAbout the RoleAt Micron, we...  ...to execute.As the Principal ASIC Design Engineer, you will be the primary digital contributor...  ...team on scan chain insertion, DFT strategy, and ATPG planning.Where bandwidth... 
    Principal
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $174k - $352.5k

    ## Principal ASIC Design EngineerApplylocations: Sunnyvale, California, United States of Americatime type: Full timeposted on: Posted 5 Days...  ...leadership and provide guidance to new college-grad/junior engineers and interns.**Recommended skills** * Bachelor’s degree in Electrical... 
    Principal
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  • $250.6k - $362.6k

     ...Because full product development—from design to qualification to production is...  ...enhancements. Work closely with RTL, DFT, implementation, EDA vendors, and tool...  ...Bachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree in... 
    Principal
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems

    San Jose, CA
    1 day ago
  • $269.18k - $376.84k

     ...satellite communications network designed to deliver symmetrical data speeds...  ...for critical operations. As a Principal Modem SOC Design Engineer on the ASIC Engineering SOC Team you will be a technical design leader for the TeraWave satellite communication System on... 
    Principal
    Permanent employment
    Full time
    Temporary work
    Local area

    Blue Origin

    Cupertino, CA
    1 day ago
  • $136k - $218.5k

     ...CPU Cache Coherent Interconnects Design Team, you will be responsible...  ...:Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...as is a deep understanding of ASIC design flow including RTL design and verification, DFT, and ECO.Strong communication... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want...  ...capability and problem-solving skills.Background in DFT timing closure for various modes e.g. scan shift and capture... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 hours ago
  • $163k - $236k

    Participate in the physical design of complex blocks.Contribute to...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...DRC/LVS, etc.).Understanding of DFT including Scan, MBIST and LBIST...  ...within AI/ML-driven systems.As an ASIC Physical Design Engineer, you... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $200k - $290k

     ...inference.About The Role:As a senior front-end design engineer, you will be a key part of the world-...  ...closely with Design verification and DFT teams for achieving the best functional...  ...is a plus.Experience managing external ASIC vendor through product development cycle... 
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $141.91k - $269.1k

     ...technology, a rich IP portfolio, a world-class design ecosystem, and an operationally...  ..., Government (ADG) - The Senior DFT Logic Design Engineer provides technical support to Intel Foundry...  .../presentations.Drive quality of ASIC DFT/DFM and ATPG validation methodology... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $170k - $230k

     ...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is...  ...with CMOS analog circuit and physical design Knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    12 hours ago
  • $116k - $189.75k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible...  .... The team collaborates with the front design team to understand the clocking requirements...  ...and SOC verification team, timing and DFT teams.Get involved in end-to-end cycle... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $237k - $356k

     ...Ampere is a semiconductor design company for a new era, leading...  ...Computing is seeking a Senior Principal Design Engineer specializing in Static...  ...physical design, clocking, power, DFT, CAD, and silicon validation...  ...timing closure for complex ASIC, CPU, SoC, or high-... 
    Principal
    Local area

    Ampere Computing LLC

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference...  ...power verification is a plusExperience in netlist and DFT verification is a plusPerl/Python and C/C++... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $140k - $229.8k

     ...Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a...  ...chip sets and is seeking Hardware Design engineers with solid ASIC design experience...  ...design, Clock Domain Crossings, DFT, synthesis, and timing... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation...  .... We’re looking for an ASIC Design Eengineer to help us trail...  ...correct clock/reset/functional/DFT signal routing- Analyze design...  ...our team members develop your engineering expertise so you feel empowered... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $190.2k - $285.4k

    ## Physical Design EngineerSanta Clara, California, United States of AmericaApply...  ...Technologies, Inc.## **Job Area:**Engineering Group, Engineering Group ASICS Engineering**General Summary:****...  ...with architecture, RTL, DFT, verification, and methodology teams... 
    Work experience placement
    Work from home

    QUALCOMM, Inc.

    Santa Clara, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC solutions.... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...their best work. Come join the team and see how we can make a lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory Subsystem Design team, you will collaborate with... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 
    Night shift

    AMD

    Santa Clara, CA
    4 hours ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $156.4k - $253k

     ...Job Summary About the Role Join our ASIC team and help deliver the digital logic...  ...firewall platforms. You will own module design from specification through silicon bring‑...  ...world‑class verification and physical‑design engineers to hit aggressive performance, power, and... 
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    3 days ago
  • $125.7k - $203.1k

     ...full product development—from design to qualification to production...  ...Your Impact As a Physical Design Engineer, you will play a key role in...  .... Collaborate with RTL, DFT, EDA vendors, and tool owners...  ...work experience should be in ASIC Physical Design, ASIC design,... 
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 hours ago
  • $129.3k - $194.7k

     ...Hardware Technologies group, you’ll help design our next-generation, high-performance, power...  ....DescriptionAs a Pixel IP DMA Design Engineer in the Pixel IP team, you will work closely...  ...in multimedia IP/SoC front-end ASIC RTL designTight-knit collaboration skills... 
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  • $129.3k - $194.7k

     ...a team transforming hardware technology? We are searching for a dedicated engineer to join our exciting team of problem solvers.DescriptionThe ideal candidate will have experience in ASIC design with:- Architecture research and/or development of memory or highly interconnected... 
    Relocation

    Apple

    Santa Clara, CA
    1 day ago
  • $167k - $275k

     ...foundry providing a unique combination of design, development, and fabrication services to...  ...Summary of Role: The PMTS Digital Design Engineer will lead the architecture implementation...  ..., verification, physical design, DFT, firmware, and software teams to deliver... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    2 days ago
  • $160k - $275k

     ...availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-...  ...tapeoutWork closely with the Design, DFT, and other Physical Design co-owners of...  ...8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal ASIC DFT Design Engineer Terawave. Be the first to apply!