Lead, HBM Memory Subsystem Validation
Advanced Micro Devices
AMD in Santa Clara, CA is seeking a Memory Sub-system Validation Lead to drive pre- and post-silicon validation of on-die HBM for the Datacenter GPU line. You will partner with DRAM, Memory Controller, DV, DDR PHY, DRAM product engineering and software teams to ensure memory designs meet quality standards. As a hands-on leader, you will mentor engineers, develop test plans, and lead by example in a lab environment, delivering thorough validation results and clear defects to mass production. #J-18808-Ljbffr Advanced Micro Devices
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Lead, HBM Memory Subsystem Validation in Santa Clara, CA vacancy
- ...Apple Inc. in Cupertino seeks a SoC DRAM Memory Subsystem Validation Engineering Program Manager to lead memory readiness for our custom SoCs. You will drive bring-up, validation and complex debug across multi-functional teams, shaping the DRAM roadmap and coordinating...Suggested
$192k - $278k
Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).Own and drive cross-functional teams to deliver on power Key Performance...SuggestedWorldwideGoogle
Mountain View, CA6 days ago- ...infrastructure, and high-speed interfaces.Lead the development and... ...to enable early hardware validation, software bring-up, and functional... ..., DDR, Ethernet, USB, and HBM.Expert proficiency with AMD/... ...including CPUs, cache hierarchies, memory subsystems, NoC/interconnects, and I/O...SuggestedNight shift
AMD
San Jose, CA5 days ago $200k - $300k
...specifications for the product. THE ROLE As a Custom Library and Memory Layout Lead, you will participate in the following : Lead physical... ...co-optimize layout for PPA, manufacturability, and yield; validate IP on testchips. Define and drive layout methodology and...SuggestedFor contractorsNuvacore
Santa Clara, CA1 day ago- ...experienced and highly motivated Lead Vector Compute... .... Define memory hierarchy, coherency architecture... ...architectural test plans and validation strategies. Support... ...and subsystem integration. ~ Bachelor... ...Memory systems (DDR, LPDDR, HBM, GDDR) Power, performance...Suggested
Bolt Graphics, Inc.
Sunnyvale, CA1 day ago - Google's Silicon Development team is seeking a Technical Program Manager III to lead memory-related silicon programs across concept, architecture, design, validation and NPI, coordinating with SoC teams and external vendors. You will plan requirements with internal customers...
- NVIDIA Corporation in Santa Clara, CA, is seeking a Senior Memory Controller Verification Engineer to join the GPU Memory Subsystem IP verification team. You will craft verification test plans, build testbenches, run regressions and sign off on RTL correctness and performance...
$232k - $368k
...Design Group is hiring a Chip Lead to serve as the technical lead... ...You will partner across design, validation, software, and manufacturing... ...cause closure on areas such as HBM, power and thermal, high-speed... ...expertise in at least one subsystem such as HBM, SerDes, power and...Full timeNvidia
Santa Clara, CA3 days ago- ...looking for a senior SoC Chip Lead to join our San Jose office.... ...level tradeoffs across compute, memory bandwidth, and on-chip... ...System Interconnects, Processor subsystems, and 2.5D/3D packaging and chiplet... ...emulation-based pre-silicon validation Define and own DFx...Work experience placementWork at officeWorldwide
Lattice Semiconductor
San Jose, CA5 days ago $237.5k - $286k
...Principal PCIe Subsystem RTL lead TylSemi, Inc. San Jose, California, United States About this position About TylSemi, Inc. The Opportunity The AI infrastructure market is exploding. Every hyperscaler, every cloud provider, every AI company is building...Remote workShift workTylSemi, Inc.
San Jose, CA3 days ago- ...are looking for a CAD Back-end Lead to build, integrate, and... ...as block-level, hierarchical, subsystem-level, and full-chip physical... ...files, standard-cell libraries, memories, IP collateral, RC corners,... ...regression infrastructure to validate flow functionality, EDA tool...
Velaura
Santa Clara, CA1 day ago $124.1k - $230.5k
Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead MTS Application and Validation Engineering to join our Memory Interface team in San Jose California. Candidates will be joining some of the brightest inventors and engineers...Full timePLDA
San Jose, CA4 days ago- NVIDIA in Santa Clara, CA seeks a senior validation engineer to lead the creation and upkeep of validation plans and procedures for L6-L11 products. You will partner with hardware, software, firmware, system, and validation teams to define coverage, prerequisites, configurations...
- Nuvacore, Inc. is seeking a Custom Library and Memory Layout Lead to drive the design of high-performance CPU components. You will lead layout of custom library cells and memory arrays, own end-to-end layout closure, and partner with foundry, CAD, and circuit teams to...
- Tenstorrent is seeking a Post-Silicon Validation Engineer to drive bring-up, validation, and debug of RISC-V-based SoCs. The role sits at the intersection of silicon, firmware, and system software, with hands-on lab work and cross-functional collaboration across RTL, firmware...
- Apple Inc. is seeking a candidate to help find and fix system-level issues before silicon arrival. You will validate concepts in simulation, emulation, and FPGA, and work with SoC, software, and hardware teams to ensure readiness on day one of silicon bring-up. The role...
- Qualcomm Technologies, Inc. seeks a System Hardware and Validation Technical Lead to drive rack-scale hardware and validation efforts for next-gen AI data center systems. You will partner with SoC, software/firmware, and rack-level design teams to plan, track, and execute...
- ..., organize, and implement specialized activities for seniors with cognitive disabilities in our Assisted Living and Memory Care community. You will lead group activities, follow our memory enrichment curriculum, and support residents to thrive as they age. Availability...Full timeWeekend work
- Synopsys Inc invites a senior memory architect to design, develop, and evaluate physical IP—memory compilers (SRAM/RF/ROM/TCAM). You will optimize memory architecture, improve PPA, and collaborate cross-functionally to align with business goals. You will mentor teammates...
- Nuvacore is seeking a Custom Library and Memory Layout Lead to drive layout for high-performance CPU designs in Santa Clara. You will lead layout of custom library cells and memory arrays, own end-to-end closure, and collaborate with foundry, CAD, and circuit teams to...
- ...enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD... ...high-speed SerDes PHYs, next-generation Memory PHYs, and die-to-die interconnect IPs.In... ...for ATPG, pattern generation, pattern validation, and debug.Support scan stitching, scan-...
AMD
Santa Clara, CA6 days ago $220.92k - $311.89k
...over 100 peer-reviewed publications that validate the promise of this novel approach. Now,... ...grows, we are seeking a front-end silicon lead to manage both the design and... ...interfaces such as Ethernet, PCIe/UCIe, and memory controllers. Your multidisciplinary team...Full timeLocal areaImmediate startShift workIntel
Santa Clara, CA5 days ago$224k - $356.5k
....Triage & prioritization - Assess report validity and severity, including working with HW Security... ...root causes, and recommend fixes. Lead urgent zero-day responses.Remediation coordination... ...fundamentals (caches, buses, memory controllers, DMA)..Ways to stand out from...Full timeNvidia
Santa Clara, CA6 days ago$200k - $300k
...Overview We are seeking an experienced RTL Lead to help drive the implementation of... .../software co-design across AI workloads, memory systems,runtime software, and system architecture... ...decisions across compute engines, memory subsystems,interconnect, control logic, and system...Flexible hoursVelaura AI, Inc.
Santa Clara, CA3 days ago$200k - $300k
...are looking for an Accelerator Compiler Lead to own the compiler andmodel-lowering stack... ...passes for tensor layout, tiling, memory movement, mixed precision, operator fusion... ...with model-zoo release processes, accuracy validation, and reproducible benchmark artifacts....Flexible hoursVelaura AI, Inc.
Santa Clara, CA3 days ago- ...Inference Routing & Scheduling Lead to build the control plane for... ...shadow-decision systems to validate policies before production rollout... ...with accelerators, HBM and KV-cache management, NVLink... ...whole. Models, software, chips, memory and networking are each owned...Contract work
Renice AI, Inc.
Mountain View, CA1 day ago $2,500 per month
...millions from top-tier investors and staffed by leading engineers, Etched is redefining the... ...components. It tunes CPU scheduling, memory, networking, and host-to-accelerator communication... ...problems on real hardware and validate improvements through profiling and measurement...Work at officeRelocation packageEtched
San Jose, CA1 day ago$200k - $300k
...product. THE ROLE As a Custom Design Lead, you will participate in and direct work... ...responsible for development of custom memories (SRAM and register files) used in development... ...to benchmark new process technology, validate IP on testchips, and co-optimize custom memories...NUVACORE
Santa Clara, CA5 days ago$220.92k - $361.48k
...hardware under tight power, thermal, latency, and memory-bandwidth constraints.Key... ...product definition.Cross-Functional Authority: Lead multi-disciplinary architecture reviews, key decisions, and subsystem design trades across ML research, controls, electrical...Full timeLocal areaImmediate startRemote workShift workIntel
Santa Clara, CA5 days ago$182.36k - $273.2k
...Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactMarvell’s Optical... ..., DFT, physical design, STA, firmware, validation, ATE/test engineering, product engineering... ...Scaling) or similar power optimization subsystems· Knowledge of SiPho (Silicon Photonics)...Permanent employmentFull timeWork from homeMarvell
Santa Clara, CA5 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead, HBM Memory Subsystem Validation. Be the first to apply!
