Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

$120k - $200k

SambaNova

The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for enterprise and government organizations. Powered by the intelligent SN40L chip, the SambaNova Suite is a fully integrated platform, delivered on-premises or in the cloud, combined with state-of-the-art open-source models that can be easily and securely fine-tuned using customer data for greater accuracy. Once adapted with customer data, customers retain model ownership in perpetuity, so they can turn generative AI into one of their most valuable assets.

About The Team

The Design Verification team works on the RDU, SambaNova's chip for machine learning and AI workloads. This group focuses on chip-level control and initialization: sequencing, state transitions, clocking, and recovery across multiple subsystems on the chip. You'll build SystemVerilog and UVM verification environments alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through closure. The team works closely with the broader verification organization, so debugging and root-causing issues often means coordinating across groups rather than working in isolation.

About The Role

SambaNova Systems is looking for a talented and motivated Design Verification Engineer, DFT to help us build state of the art RDU chips for machine learning and artificial intelligence.

Responsibilities
  • Develop and execute comprehensive verification plans for complex chip-level control and initialization features
  • Develop SystemVerilog/UVM based verification environments, test sequences, checkers, assertions, and functional coverage
  • Verify complex sequencing, dependencies, state transitions, and recovery scenarios across multiple chip subsystems
  • Develop directed and constrained-random tests to identify architectural and implementation corner cases
  • Closely work with architects, RTL designers, firmware, and other verification teams to understand design intent and drive verification closure
  • Debug simulation and regression failures and work with design teams to root-cause and resolve issues
  • Analyze regression failures, functional and code coverage and drive verification to closure
Required Qualifications
  • B.S. in Computer Science, Computer Engineering, or related field
  • 5+ years relevant industry experience
  • Strong understanding of digital design, SoC architecture, and verification methodologies
  • Strong proficiency in SystemVerilog and UVM is required
  • Experience with constrained-random verification, functional coverage, and assertion-based verification
  • Good understanding of chip initialization, control sequencing, clocking, and cross-domain interactions
  • Strong simulation debug and problem-solving skills
  • Proficiency in scripting languages, e.g. Python, Perl, TCL and shell scripting, etc. is required
Preferred Qualifications
  • Familiarity with CDC/RDC concepts and verification methodologies
  • Fluency in Claude / AI tools for verification development and debug
Base Salary Range

Base Pay Range

$120,000—$200,000 USD

EEO Policy

SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary For US-Based, Full-Time Employment Positions
  • SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits.
  • We cover 95% premium coverage for employee medical insurance.
  • and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution.
  • We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care.
  • Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.
#J-18808-Ljbffr
Vacancy posted 19 hours ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in San Jose, CA vacancy
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC-V CPU cores. You’ll work closely with CPU architects, RTL designers... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment... 
    Suggested
    Local area

    Texas Instruments

    Santa Clara, CA
    3 days ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  •  ...Texas Instruments is looking for a candidate that is interested in working in a challenging, fast-paced environment. As a Design Verification Engineer-AMS you will get to directly interact with one of TI's high-volume and high-impact customers and will help architect new... 
    Suggested
    Local area
    Immediate start

    Texas Instruments

    Santa Clara, CA
    19 hours ago
  • $141.91k - $269.1k

     ...Details:Job Description: Performs functional verification of graphics logic components, including...  ..., media, and display, to ensure design will meet specification requirements.Defines...  ...’s degree in electronics, computer engineering, or related engineering with 5+ years of... 
    Suggested
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    19 hours ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...world. Your Impact Set vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    4 days ago
  •  ...Design Verification – 6+ Years Experience – H1B Job Requirements Location: San Jose, CA, USA Role Summa ryThe Senior Engineer – DV is responsible for leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level projects.... 
    H1b
    Remote work

    Value Innovation Labs

    San Jose, CA
    1 day ago
  • $105.65k - $149.15k

     ...About Intel & Silicon Chassis Intel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel's most ambitious SoC and... 
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $107.4k - $161.2k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS...  ...ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify...  ...~6+ months of experience with design verification methods. Principal Duties & Responsibilities... 
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $107.4k - $161.2k

     ...Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group ASICS...  ...ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify...  ...languages.6+ months of experience with design verification methods.Principal Duties &... 
    Work from home

    Nutanix

    Santa Clara, CA
    4 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE:We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 

    AMD

    San Jose, CA
    19 hours ago
  • $80 - $90 per hour

     ...0/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    19 hours ago
  • $143.8k - $230k

     ...candidate will join a high‑performance design team responsible for state‑of‑the‑art subsystem...  .... Responsibilities Develop verification environments using modern verification...  ...’s Degree in Electrical and Electronic Engineering, Computer Science, or equivalent. ~12... 
    Work experience placement
    Local area

    Broadcom Corporation

    San Jose, CA
    4 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    2 days ago
  •  ...Job Description – Senior Design Verification Engineer Experience: 3-10 Years Location: Bangalore / Ahmedabad / Pune / Hyderabad Job Overview: We are seeking an experienced and highly skilled Senior Design Verification Engineer with 3-10 years of hands-... 

    Eximietas Design LLC

    San Jose, CA
    19 hours ago
  •  ...Looking for Design Verification Engineer with following skills: UVM / UPF / VIP System Verilog / VHDL SOC verification Python or TCL Seniority level ~ Associate Employment type ~ Contract Job function ~ Management, Design, and Information... 
    Contract work

    Millennium Software

    San Jose, CA
    20 hours ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    4 days ago
  •  ...Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic... 
    Local area

    Texas Instruments

    Santa Clara, CA
    2 days ago
  • $126.8k - $190.9k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple

    Cupertino, CA
    19 hours ago
  •  ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness... 

    Socket

    Santa Clara, CA
    4 days ago
  • ## Design Verification Engineer IVApplylocations: US-CA-San Jose, Californiatime type: Full timeposted on: Posted Todayjob requisition id: R243001# **Position:**Design Verification Engineer IV# **Job Description:****What You'll Be Doing:*** Strong SV/UVM expertise* AXI... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Night shift

    Arrow ECS

    San Jose, CA
    4 days ago
  • $130k - $192k

     ...Recruiting- 24 Years of Semiconductor Recruiting. Functional verification of complex designs. Responsible for verification from test planning, test...  ...Employment type Full-time Job function Job function Engineering and Design Industries Semiconductor Manufacturing Referrals... 
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    2 days ago
  •  ...Design Verification Engineer Location: Santa Clara, CA Duration: Long term Experience: 8-15 Years Key Responsibilities Strong understanding of SystemVerilog (SV) and UVM and good debugging skills. Understanding of AMBA protocols. Understand design... 

    I-Flow

    Santa Clara, CA
    20 hours ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    4 days ago
  •  ...GPU DFT Design Verification Engineer Work Locations (2) Submit Resume Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and... 

    Apple

    Cupertino, CA
    2 days ago
  •  ...Top Skills: SystemVerilog UVM; IP design verification; Physical (PHY) layer; SoCs THE ROLE: We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification . You have had significant success driving IP verification ,... 

    Infobahn Softworld

    Santa Clara, CA
    3 days ago
  • $156.85k - $160k

     ...Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time J ob Duties: Collaborate with design and development teams to understand... 
    Permanent employment
    Full time

    Nextgentechinc

    San Jose, CA
    2 days ago
  •  ...Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least6+ years of experienceinSystem Verilog HVL and C++/CAt-least 6+ year of experience inUVM.Experience in complete... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    4 days ago
  •  ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block... 

    Staffing the Universe

    Santa Clara, CA
    19 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!